
Raydium ^瑞 鼎 科 技 股 份 有 限 公 司 Raydium Semiconductor Corporation



RM67295 Datasheet

Single Chip Driver with 16.7M color for 1080RGBx1920 OLED driver

Revision : 0.0

Date : Aug. 18, 2016



Revision History

Version	Date	Description	Page
0.0	2016/08/18	Initial	





Table of Contents

1. General Description	6
2. Features	6
3. Block Diagram	9
4. Pin Description	10
4.1 Power Supply Pins	10
4.2 Interface Pins	
4.3 MIPI Interface Pins	
4.4 Interface Logic Pins	
4.5 Driver Output Pins (Pins for Panel)	
4.6 DC/DC Converter Pins	
4.7 Pass Pins	
4.8 Test Pins	
5. Function Description	18
5.1 Interface Type Selection	18
5.2 Serial Interface	
5.2.1 Write Cycle and Sequence	
5.2.2 Read Cycle and Sequence	
5.2.3 Break and Pause Sequence	
5.3 Display Serial Interface (DSI)	
5.3.1 DSI Protocol	
5.3.2 Processor to Peripheral Transactions	
5.3.3 Peripheral-to-Processor LP Transmission	
5.3.4 DSI Video Mode Interrace Timing	
5.3.6 Notice	
5.4 Tearing Effect Output	26
5.4.1 Tearing Effect Line Mode	
5.4.2 Tearing Effect Line Timing	
6. Command	39
6.1. Command List	
6.2. Command Description	
NOP (0000h)	
RDDID(0400h~0402h): Get Display ID	
RDNUMED(0500h): Get Number of Errors on DSI	
RDDPM (0A00h) : Get Power Mode	
RDDMADCTR (0B00h): Get Address Mode	
, ,	48
RDDCOLMOD (0C00h): Get Pixel Format	
RDDCOLMOD (0C00n): Get Pixel Format	49
, ,	49 50 51

Raydium

7.3 Latch-Up Protection Level	102
7.2 ESD Protection Level	102
7.1 Absolute Maximum Ratings	
7. Electrical Characteristics	102
(FF00h) RDMAUCCTR : Read CMD Page	
(FE00h) WRMAUCCTR: Write CMD Page Switch	
RDCTRLD3 (DC00h) : Read Control ID3	
RDCTRLD2 (DB00h) : Read Control ID2	
RDCTRLD1 (DA00h) : Read Control ID1	
RDCCS(AF00h): Read Continue Checksum	90
RDFCS(AA00h) : Read First Checksum	
RDDDBC(A800h ~ A804h) : Read DDB Continue	
RDDDBS(A100h ~ A104h) : Read DDB Start	
RDCEMODE (6B00h) : Read HDR	
WRHDR (6A00h) : Write HDR	
RDCEMODE (6900h) : Read CE6 (CE Mode)	
WRCEMODE (6800h) : Write CE6 (CE Mode)	
RDWB (6700h) : Read CE5 (WB)	
WRWB (6600h) : Write CE5 (WB)	
RDPA (6500h) : Read CE4 (Paper)	
WRPA (6400h): Write CE4 (Paper)	
RDTMR (6300h) : Read CE3 (temper)	
WRTMR (6200h): Write CE3 (temper)	
RDCE2 (5D00h) : Read CE2	
WRCE2 (5C00h) : Write CE2	
RDCE1 (5B00h): Read CE1	
WRCE1 (5A00h): Write CE1	
RDCE (5900h) : Read CE	
WRCE (5800h): Write CE	
RDRADACL (5600h): Read RAD_ACL Control	
WRRADACL (5500h): Write RAD_ACL Control	
RDCTRLD (5400h): Read Control Display	
WRCTRLD (5300h): Write Control Display	
RDDISBV (5200h): Read Display Brightness	
WRDISBV (5100h): Write Display Brightness	
DSTBON (4F00h): Set Deep Standby Mode	
GSL (4500h): Get Scan Line	
STESL(4400h) : Set Tear Scan Line	
IDMON (3900h): Enter_idle_mode COLMOD (3A00h): Set Pixel Format	
IDMOFF (3800h): Exit Idle Mode	
MADCTR (3600h): Set Address Mode	
TEON (3500h): Set Tear ON	
TEOFF (3400h): Set Tear OFF	
DISPON (2900h): Set Display On	
DISPOFF (2800h): Set Display Off	
ALLPON (2300H): Set All Pixel On	
ALLPOFF (2200H): Set All Pixel Off	
INVON (2100H): Enter Invert Mode	
INVOFF (2000H): Exit Invert Mode	
SLPOUT (1100h): Exit Sleep Mode	
SLPIN (1000h): Enter Sleep mode	5

Raydium

7.4 DC Characteristics	103
7.4.1 Basic Characteristics	103
7.5 AC Characteristics	108
7.5.1 Serial Interface Characteristics	108
7.5.2 DSI Timing Characteristics	
7.5.3 Reset Timing	
8. Power Generation	114
8.1 DC/DC Converter Circuit	114
8.3 External Component	115
9. Power Sequence	116
9.1 Power On Sequence	
9.2 Power Off Sequence	
9.3 Power Level Modes	
10. Pad Digaram and Coordination	119



1. General Description

The RM67295 device is a single chip solution for LTPS AMOLED that incorporates gate drivers and is capable of 1080RGBx1920 operation. It utilizes SPR (sub pixel rendering) algorithm to reduce pixel size while keeping the same picture quality. It is a RAM-less IC. A timing controller with glass interface level-shifters and a glass power supply circuit.

The RM67295 supports MIPI Interface and serial peripheral interfaces (SPI).

The RM67295 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments according to panel characteristics, resulting in higher display qualities. A deep standby mode is also supported for high power saving.

This LSI is very suitable for small and medium-sized portable mobile solutions requiring long-term driving capabilities especially for cellular phone application.

2. Features

- Single chip RAM-less FHD AMOLED controller/driver
- Display resolution option
 - > FHD SPR (1080x 2x 1920)
 - > HD Real (720x 3x 1280)
- Display mode (Color mode)
 - Full color mode: 16.7M-colors (24-bit)
 - Reduce color mode: 262K colors (18-bit)
 - Reduce color mode: 65K colors (16-bit)
 - ➤ Idle mode: 8-colors
- Interface
 - > 3-wire/4-wire SPI
 - MIPI Display Serial Interface, Support 2/3/4 data lanes (max data rate is 1Gbps/lane)
- Abundant color display and drawing functions
 - Programmable gamma correction function for 16.7 million color display
 - Individual gamma correction setting for RGB dots
- Color Enhancement
 - Local Saturation Adjustment
 - Sharpness/Skin Tone/Local Hue Adjustment
- Rendering IP
 - Support FHD Rendering Function
 - Support RGB delta and RGBG types
- Power Saving Mode
 - Auto Current Limitation (ACL)
 - Ambient Light Sensor (ALS)




- Peripheral Control Timing and Power Generator
 - Internal oscillator
 - 2160ch outputs
 - Support programmable GOA control
 - Internal Pump for AVEE/VCL/VGH/VGL
 - Support 8-bit DAC output
 - Support S-wire interface for power IC control
- Miscellaneous Function
 - Built-in OTP (MTP) for adjusting gamma, timing, and etc.
- Operating Condition
 - ➤ VDDI: 1.65V~ 3.6V (for Regulator Power Source/Interface Power)
 - ➤ VDDA/VDDB/VDDR: 2.5V~ 3.6V (for Analog Power Supply)
 - VCC/VDDAM: 1.65V~ 3.6V (for DVDD/MVDDA Regulator)
 - > AVDD: 4.5V~ 6.5V
 - Operating temperature: -40~85°C
 - Storage temperature: -55~ 125°C
- Package: COG



■ Power Supply Specification

No.		Item	Description			
1	Source Driver		2160 pins			
2	Gate control timing Le	evel shift	VGHR – VGLR			
3	Input Voltage	VDDI	1.65V ~ 3.3V			
		VDD (VDDA/VDDB/VDDR)	2.5V ~ 3.6V			
		VCC	Connect to VDDI			
		VDDAM	Connect to VDDI			
		AVDD	4.5V ~ 6.5V			
4	OLED drive voltages	VGHR	3.5V ~ 12V (Step= 0.1V)			
		VGLR	-3.5V ~ -12V (Step= -0.1V)			
		VREFN5	-0.2V ~ -6V (Step= -0.1V)			
5	Internal step-up circuits	AVEE	AVDD x (-1)			
	Circuits	VGH	AVDD + VDD, AVDD x 2 AVDD x 2+ VDD, AVDD x 3			
		VGL	AVEE – AVDD, AVEE x 2 – VDD AVEE x 2 – AVDD			
		VCL	VDD x (-1)			

3. Block Diagram





4. Pin Description

4.1 Power Supply Pins

Signal	I/O	Function						
VDDA	Р	Power supply for Analog circuit						
VDDA	Г	VDDA, VDDB and VDDR should be the same input voltage level						
VDDB	Р	Power supply for DC/DC converter						
VDDB	P	VDDA, VDDB and VDDR should be the same input voltage level						
VDDD	Р	Power supply for Regulator system						
VDDR	Р	VDDA, VDDB and VDDR should be the same input voltage level						
VDDAM	Р	Power supply for MIPI analog regulator system						
VDDI	Р	Power supply for interface system except MIPI interface						
VCC	Р	Power supply for DVDD regulator						
VCC		VCC can be connected to VDDI or VDD (VDDA/VDDB/VDDR)						
AVDD	Р	Power supply for Analog system						
VSSA	Р	System ground for Analog circuit						
VSSB	Р	System ground for DC/DC converter						
VSSR	Р	System ground for regulator system						
VSSAM	Р	System ground for MIPI circuit						
VSSI	Р	System ground for I/O circuit						
DVSS	Р	System ground for internal digital system						
AVSS	Р	System ground for source OP system.						
MTD DWD	Р	MTP programming power supply pin (8V typical)						
MTP_PWR	P	Must be left open or connected to DVSS in normal condition.						



4.2 Interface Pins

Signal	I/O	Function
CSX		Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F.
CSA	'	This pin is not used for MIPI I/F, please connect to VSSI.
601		SCL: Synchronous clock signal in SPI I/F.
SCL	'	This pin is not used for MIPI I/F, please connect to VSSI.
		Display data / command selection in 8-bit SPI I/F.
DCX	I	DCX = "0" : Command
DCX		DCX = "1" : Display data or Parameter
		This pin is not used for 9-bit/16-bit SPI or MIPI I/F, please connect to VSSI.
		SDI: serial input signals in SPI I/F. The data is input on the rising/falling edge of the SCL
SDI	I/O	signal.
		This pin is not used for MIPI I/F, please connect to VSSI.
		Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal.
SDO	0	If the host places the SDI line into high-impedance state during the read interval, the SDI and
300		SDO can be tied together.
		This pin is not used for MIPI I/F, please open it.



4.3 MIPI Interface Pins

Signal	I/O	Function											
		-These	These pins are DSI-CLK+/- differential clock signals if MIPI interface is used.										
HSSI_CLK_P		-HSSI_0	-HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest										
HSSI_CLK_N	ı	so that t	he COG res	istance	is less	than 1	0 ohm.						
		-If not us	sed, please	connec	t these	pins to	VSSA	M.					
		-These	These pins are DSI-D0+/- differential data signals if MIPI interface is used.										
HSSI_D0_P	1/0	-HSSI_[00_P/N are	differen	itial sm	all amp	litude s	ignals.	Ensure	the tra	ce leng	th is sho	ortest so
HSSI_D0_N	I/O	that the	COG resista	ance is	less th	an 10 c	hm.						
		-If not us	sed, please	connec	t these	pins to	VSSA	M.					
		-These	oins are DSI	-D1+/-	differer	ntial da	ta signa	als if MI	PI inter	face is	used.		
HSSI_D1_P	I/O	-HSSI_[D1_P/N are	differen	itial sm	all amp	litude s	ignals.	Ensure	the tra	ce leng	th is sho	ortest so
HSSI_D1_N	1/0	that the	COG resista	ance is	less th	an 10 c	hm.						
		-If not us	sed, please	connec	t these	pins to	VSSA	M.					
		-These	oins are diffe	erential	data si	gnals it	MIPI in	nterface	e is use	d.			
HSSI_D2_P	I/O	-HSSI_[-HSSI_D2_P/N are differential small amplitude signals. Ensure the trace length is shortest so										
HSSI_D2_N		that the	that the COG resistance is less than 10 ohm.										
		-If not us	-If not used, please connect these pins to VSSAM.										
		-These	oins are diffe	erential	data si	gnals it	MIPI i	nterface	e is use	d.			
HSSI_D3_P	I/O	-HSSI_[-HSSI_D3_P/N are differential small amplitude signals. Ensure the trace length is shortest so										
HSSI_D3_N	1,0	that the	COG resista	ance is	less th	an 10 c	hm.						
		-If not us	sed, please	connec	t these	pins to	VSSA	M.					
		Input pir	n to select n	umber	of data	lanes i	n MIPI	interfac	e.				
		LAN	ISEL[1]	LAN	ISEL[0]]	DATA	LANE c	f MIPI				
LANSEL[1:0]			1		1			4-lane					
2,4,4022[1.0]	·		1		0			3-lane					
			0		1			2-lane					
		If not us	If not used, please connect to VSSI.										
		Input pir	n to select H	SSI_D	0/D1/D	2/D3 da	ata lane	seque	nce and	d polari	ty in hi	gh speed	t
		interface only.											
DSWAP[2:0]		For MIP	I interface, b	oth DS	SWAP a	ınd PS\	WAP fu	nction a	are ava	ilable.			
PSWAP	I	If not us	ed, please c	onnect	to VSS	SI.							
I SWAI		PSWA	DSWAP[2:0]		HSSI_	HSSI_	HSSI_	HSSI_	HSSI_	HSSI_	HSSI_	HSSI_	HSSI_
		Р	201711 [2.0]	D3_P	D3_N	D0_P	D0_N	CLK_P	CLK_N	D1_P	D1_N	D2_P	D2_N
		0	000	D3P	D3N	D0P	D0N	CLKP	CLKN	D1P	D1N	D2P	D2N



	001	D3P	D3N	D2P	D2N	CLKP	CLKN	D1P	D1N	D0P	D0N
	010	D2P	D2N	D1P	D1N	CLKP	CLKN	D0P	D0N	D3P	D3N
	011	D0P	D0N	D1P	D1N	CLKP	CLKN	D2P	D2N	D3P	D3N
	100	D3P	D3N	D1P	D1N	CLKP	CLKN	D0P	D0N	D2P	D2N
	101	D3P	D3N	D1P	D1N	CLKP	CLKN	D2P	D2N	D0P	D0N
	110	D2P	D2N	D0P	D0N	CLKP	CLKN	D1P	D1N	D3P	D3N
	111	D0P	D0N	D2P	D2N	CLKP	CLKN	D1P	D1N	D3P	D3N
	000	D3N	D3P	D0N	D0P	CLKN	CLKP	D1N	D1P	D2N	D2P
	001	D3N	D3P	D2N	D2P	CLKN	CLKP	D1N	D1P	DON	D0P
	010	D2N	D2P	D1N	D1P	CLKN	CLKP	D0N	D0P	D3N	D3P
1	011	D0N	D0P	D1N	D1P	CLKN	CLKP	D2N	D2P	D3N	D3P
	100	D3N	D3P	D1N	D1P	CLKN	CLKP	D0N	D0P	D2N	D2P
	101	D3N	D3P	D1N	D1P	CLKN	CLKP	D2N	D2P	D0N	D0P
	110	D2N	D2P	DON	D0P	CLKN	CLKP	D1N	D1P	D3N	D3P
	111	D0N	D0P	D2N	D2P	CLKN	CLKP	D1N	D1P	D3N	D3P

Note: For MIPI 3-Lane case (LANSEL[1:0]= 10), the D3P/N are not active. And for 2-Lane case (LANSEL[1:0]=01), the D3P/N and D2P/N are not active.



4.4 Interface Logic Pins

Signal	I/O	Function																
RSTN	_	J	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.															
		Interfac	Interface type selection. The connections of IM[1:0] which not shown in table are invalid.															
		IM[:0]	D	Display Da	ata	Command												
IM[1:0]	ı	00	Ν	/IIPI DSI,		MIPI DSI or 16-bit SPI												
livi[1.0]	'	01	N	I/A		9-bit SPI3 (SCL rising edge trigger), SDI/SDO												
		10	N	I/A		8-bit SPI4 (SCL rising edge trigger), SDI/SDO												
		11	N	I/A		16-bit SPI												
		Boost m	node se	election p	in.													
		В	STM[2	2:0]	Mode (Default= 1	11)												
	I				4PWR (VDDI, VD	DD, AVDD, AVEE)												
BSTM[2:0]		0	0	0	AVDD: by external power													
DOT WILE.OJ					AVEE: by external power													
					3PWR (VDDI, VD	DD, AVDD)												
													1	1	1	AVDD: enabled by OLED_EN		
					AVEE: by internal	ICP												
				Normal	/BIST/n	nodel sel	ection by BIST_EN											
BIST EN	1	0: Norm		de														
			BIST Mode															
		(Please	conne	ct to "L" f	or Normal Operation	on)												
SWIRE	0	Swire p	rotocol	setting p	in (Note: "H" = VDI	Ol level, "L" = VSSI level.)												
OLED_EN	0	Power I	C enab	ole contro	pin (Note: "H" = V	/DDI level, "L" = VSSI level.)												
TE R		Tearing	effect o	output pir	n to synchronize M	CU to frame writing, activated by S/W command.												
TE_L	0	When th	nis pin i	is not acti	ivated, this pin is o	utput low.												
1 L_L		If not us	sed, ple	ease oper	n this pin.													

NOTE: "1" = VDDI level, "0" = VSSI level.



4.5 Driver Output Pins (Pins for Panel)

Signal	I/O	Function
S[1:2160]	0	Pixel electrode driving output
GOUT[1:12]	0	GOA control signals, Level shift output, (VGHR-VGLR)
GOUT[13:24]	0	GOA control signals, Level shift output, (VGHR-VGLR)



4.6 DC/DC Converter Pins

Signal	I/O	Function
AVEE	0	Output voltage from step-up circuit 2, generated from AVDD.
AVEL		Connect a capacitor for stabilization.
VCL	0	Output voltage from step-up circuit 3, generated from VDDB.
VOL		Connect a capacitor for stabilization.
VGH	0	Output voltage from step-up circuit 4.
Vari		Connect a capacitor for stabilization.
VGL	0	Output voltage from step-up circuit 5.
VGL		Connect a capacitor for stabilization.
C21P, C21N	I/O	Capacitor connection pins for the step-up circuit to generate VGH.
C22P, C22N	1/0	Connect capacitor as requirement. When not in used, please open these pins.
C23P, C23N	I/O	Capacitor connection pins for the step-up circuit to generate VGL.
C24P, C24N	1/0	Connect capacitor as requirement. When not in used, please open these pins.
C41P, C41N	I/O	Capacitor connection pins for the step-up circuit to generate VCL
C41F, C41N		Connect capacitor as requirement.
C51P, C51N	I/O	Capacitor connection pins for the step-up circuit to generate AVEE
CSTF, CSTN		Connect capacitor as requirement.
	0	Output voltage generated from VGH. LDO output used for panel voltage.
VGHR		Connect a capacitor for stabilization.
		When not in use, please open this pin.
		Output voltage generated from VGL. LDO output used for panel voltage.
VGLR	0	Connect a capacitor for stabilization.
		When not in use, please open this pin.
VGMP	0	Output voltage generated from AVDD. LDO output for gamma high voltage generator.
VGSP	0	Output voltage generated from AVDD. LDO output for gamma low voltage generator.
VDEE	0	Regulator output for internal reference voltage.
VREF		Connect capacitor for stabilization.
DVDD	0	Regulator output for logic system power.
		Connect a capacitor for stabilization.
		Regulator output for internal MIPI/MDDI analog system (1.2V typical)
MVDDA	0	Connect a capacitor for stabilization.
		If not use MIPI or MDDI interface, please open this pin.
VREFN5	0	Regulator output for VREFN5 (-0.2~6V)



4.7 Pass Pins

Signal	I/O	Function
PATH1	1/0	Pass Pin (The PATH1 of ILB Pin is internally connected to that of OLB)
PATH3	I/O	Pass Pin (The PATH3 of ILB Pin is internally connected to that of OLB)
PADA	I/O	Pass Pin (The PADA of ILB Pin is internally connected to that of OLB)
PADB	I/O	Pass Pin (The PADB of ILB Pin is internally connected to that of OLB)

4.8 Test Pins

Signal	I/O	Function
S[N]_DUMMY (N=0, 2161, 2162)	0	Test pin. Not accessible to user. Must be left open. (Do not connect to any routing line on the panel)
ANA_TEST[1:0]	0	Test pin. Not accessible to user. Must be left open.
TEST[1:14]	I/O	Test pins. Not accessible to user. Must be left open.
DE	I	Test pin. This pin is not used, please connect to VSSI.
VS	I	Test pin. This pin is not used, please connect to VSSI.
HS	I	Test pin. This pin is not used, please connect to VSSI.
PCLK	I	Test pin. This pin is not used, please connect to VSSI.
D[7:0]	I	Test pins. These pins are not used, please connect to VSSI.
DB_MODE[2:0]	1	Test pins. Not accessible to user. Must be left open or connect to VSSI.
DUMMY[1:350]	I	Dummy pins. These pins are not used.



5. Function Description

5.1 Interface Type Selection

Interface type selection. The connections of IM[1:0] which not shown in table are invalid.

- 1			
	IM[:0]	Display Data	Command
	00	MIPI DSI,	MIPI DSI or 16-bit SPI
	01	N/A	9-bit SPI3 (SCL rising edge trigger), SDI/SDO
	10	N/A	8-bit SPI4 (SCL rising edge trigger), SDI/SDO
	11	N/A	16-bit SPI

5.2 Serial Interface


5.2.1 Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The SPI interface utilizes CSX, SCL and SDI and SDO signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional DCX signal is used a byte is eight write cycles long. DCX is driven low while command information is on the interface and is pulled high when data is present.

The SPI interface write command sequences are described in the following figure.








5.2.2 Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The SPI interface utilizes CSX, SCL and DIN signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL.

During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional DCX signal is used a byte is eight read cycles long. DCX is driven low while command information is on the interface and is pulled high when data is present.

The SPI interface read command sequences are described in the following figure.






5.2.3 Break and Pause Sequence

The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.



Break can be e.g. another command or noise pulse.



5.3 Display Serial Interface (DSI)

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

RM67295 is capable of both Command Mode operation and Video Mode operation. Command Mode refers to operation in which transactions primarily take the form of sending commands to a display module that incorporates a display controller. The display controller may include local registers. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands and parameters to the display controller.

The host processor can also read display module status information. Command Mode operation requires a bidirectional interface. Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode.

RM67295 Video Mode architectures also include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to reduce power consumption.


RM67295 Configuration:

Lane Pair	MCU(Master) RM67295(Slave)
Clock Lane	Unidirectional Lane
	Clock only
Data Lane 0	Bi-directional Lane
	Forward High-speed
	Bi-directional Escape Mode
	Bi-directional LPDT
Data Lane 1	Unidirectional Lane
	Forward High-Speed
	Escape Mode
	No LPDT
Data Lane 2	Unidirectional Lane
	Forward High-speed
	Escape Mode
	No LPDT
Data Lane 3	Unidirectional Lane
	Forward High-speed
	Escape Mode
	No LPDT



5.3.1 DSI Protocol

On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted to packets. These packets are sent across the serial Link. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands.




There are two kinds of packets, **short packet and long packet**.

Short packet structure:

LP-11: low power mode SoT: start of transmission DI: data identification Data 0, Data1: packet data

ECC: error correction code EoT: End of Transmission





DI structure:

Virtual Channel: these two bits identify the data as directed to one of four virtual channels

Data Type: It specifies the packet structure and packet format

Virtual Channel (VC)		Data Type (DT)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0


Long packet structure: LP-11: low power mode SoT: start of transmission DI: data identification

Word Count: the number of data bytes of packet data

ECC: error correction code

Checksum: The 16-bit CRC generator to check packet data. If the calculated checksum of receiver are equal to the packet data, the packet data is correct. If the calculated checksum of receiver are not equal, the packet data are not correct.

EoT: end of transmission



Time



5.3.2 Processor to Peripheral Transactions

Processor to Peripheral Direction Packet Data Types

		let Data Types	
Data Type	Data Type	Description	Packet
	binary		Size
01h	00 0001	Sync Event, V Sync Start	Short
11h	01 0001	Sync Event, V Sync End	Short
21h	10 0001	Sync Event, H Sync Start	Short
31h	11 0001	Sync Event, H Sync End	Short
08h	00 1000	End of Transmission packet (EoTp)	Short
02h	00 0010	Color Mode (CM) Off Command	Short
12h	01 0010	Color Mode (CM) On Command	Short
22h	10 0010	reserved	Short
32h	11 0010	reserved	Short
03h	00 0011	reserved	Short
13h	01 0011	Generic Short WRITE, 1 parameter	Short
23h	10 0011	Generic Short WRITE, 2 parameters	Short
04h	00 0100	reserved	Short
14h	01 0100	Generic READ, 1 parameter	Short
24h	10 0100	Generic READ, 2 parameters	Short
05h	00 0101	DCS Short WRITE, no parameters	Short
15h	01 0101	DCS Short WRITE, 1 parameter	Short
06h	00 0110	DCS READ, no parameters	Short
37h	11 0111	Set Maximum Return Packet Size	Short
09h	00 1001	Null Packet, no data	Long
19h	01 1001	Blanking Packet, no data	Long
29h	10 1001	Generic Long Write	Long
39h	11 1001	DCS Long Write/write_LUT Command Packet	Long
0Eh	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6	Long
		Format	
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long



Sync Event, Data Type = xx 0001

Sync Events are all short packets and time-accurately. They can perform like the start and end of sync pulses. To represent timing information as accurately as possible, a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Hence, a V Sync End event implies an H Sync Start event for the last line of the VSA. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode.

EoT packet

This short packet is used to indicate the end of a high speed (HS) transmission. This packet will enhance overall syntem reliability. Although the main objective of the EoTp is to enhance robustness during HS transmission mode, RM67295 can detect and interpret arriving EoTps regardless of transmission mode (HS or LP modes)

Color Mode Off / On Command

They are short packet commands to switch video display module between normal display mode and low-color mode for power saving.

Generic short write / read packet

Generic Short WRITE command is a Short packet type for sending generic data to the peripheral. Generic READ request is a Short packet requesting data from the peripheral.

DCS commands

DCS short write command

DCS short write command is used to write a single data byte command to display module. If there is a valid parameter byte, data type bit 4 shall be set to 1. If there is no valid parameter byte, data type bit 4 shall be set to 0 and the parameter byte shall be 00h.

DCS read commands

The commands are used to request data from s display module.

DCS Long Write / write LUT command

The commands are used to send larger blocks of data to a display module.

Maximum return packet size

This command specifies the maximum size of the payload in a long packet transmission from a display module to host processor.

Null Packet

This is a mechanism for keeping the data lane(s) in high speed mode while sending dummy data.

Blanking Packet

A Blanking packet is used to convey blanking timing information in a Long packet. The packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Blanking packets may contain arbitrary data as payload.


Generic Long Write

This is used to transmit arbitrary blocks of data from a host processor to a peripheral.



Packed Pixel Stream, 16-bit Format, Data Type: 00 1110


The pixel format is five bits red, six bits green and five bits blue. The green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.






Packet pixel stream, 18-bit format, Data Type: 01 1110

The pixel format is six bits red, six bits green and six bits blue. Within a color component, the LSB is sent first, the MSB last.




Packet pixel stream, 18-bit format in three bytes, Data Type: 10 1110

This is 18-bit pixel lossely packed format, each R, G or B color component is six bits but shifted to the upper bits of byte.



Packet pixel stream, 24-bit format, Data Type: 11 1110
The pixel format is eight bits red, eight bits green and eight bits blue.





5.3.3 Peripheral-to-Processor LP Transmission

All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or error information to the host processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor transmissions. Reverse-direction signaling shall only use low power mode transmission.

Packet structure for peripheral-to-processor transaction is the same as for the processor-to-peripheral direction. For the processor-to-peripheral direction, two basic packet formats are the same as the peripheral-to-processor direction: Short and Long packet structure. BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host processor following the completion of the LP transmission from the peripheral.

There are four basic types of peripheral-to-processor transactions.

Tearing Effect: It is a Trigger message sent to convey display timing information to the host processor. Acknowledge: It is a Trigger Message sent when the current transmission, as well as all preceding transmissions since the last peripheral to host communication.

Acknowledge and Error Report: It is a Short packet sent if any errors were detected in preceding transmissions from the host processor.

Response to Read Request: It may be a Short or Long packet that returns data requested by the preceding READ command from the processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:

Following a non-Read command: If no errors were detected, the peripheral shall respond with Acknowledge.

Following a Read request: The peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication.

Following a Read request: If only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet and a 4-byte Acknowledge and Error Report packet in the same LP transmission.

Following a non-Read command: If only a single-bit ECC error was detected and corrected, the peripheral shall respond to BTA by sending a 4-byte Acknowledge and Error Report packet.

Following a Read request: If multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte Acknowledge and Error Report packet without sending Read data.

Following a non-Read command: If multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte Acknowledge and Error Report packet.

Following any command: If SoT Error, SoT Sync Error, the VC of DSI or the ID of DSI Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response.

Following any command: If EoT Sync Error or LP Transmit Sync Error is detected, or a checksum error is detected in the payload, the peripheral shall send a 4-byte Acknowledge and Error Report packet.



Error Report Format

The following table shows the bit assignment for all error report.

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	HS Receive Timeout Error
6	False Control Error
7	Reserved
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	reserved
14	reserved
15	reserved



Peripheral-to-Processor Transaction – Detail Format Description

The following list is the complete set of peripheral-to-processor data types.

Data type, hex	Data type binary	Description	Packet size
02h	00 0010	Acknowledge and error report	short
08h	00 1000	reserved	short
11h	01 0001	GEN short read response, 1byte returned	short
12h	01 0010	GEN short read response, 2bytes returned	short
1Ah	01 1010	Generic long read response	long
1Ch	01 1100	DCS long read response	long
21h	10 0001	DCS short read response, 1byte returned	short
22h	10 0010	DCS short read response, 2bytes returned	short

Acknowledge and error report: It is sent with BTA asserted when a reportable error is detected in the preceding, or earlier, transmission from the host processor.

Generic Short Read response: This is the short-packet response to Generic READ Request. Packet composition is the Data Identifier (DI) byte, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.


Generic long read response: This is the long-packet response to Generic READ Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

DCS long read response: This is a Long packet response to DCS Read Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

DCS short read response: This is the short-packet response to DCS Read Request. Packet composition is DI, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.



5.3.4 DSI Video Mode Interface Timing





5.3.5 Error Correction Code (ECC)

ECC shall always be generated and appended in the Packet Header from the host processor. Peripherals with Bidirectional Links shall also generate and send ECC.

The number of parity or error check bits required is given by the Hamming rule, which uses parity to correct a single-bit error or detect a two-bit error, but are not capable of doing both simultaneously. DSI uses Hamming-modified codes where an extra parity bit is used to support both single error correction as well as two-bit error detection.

Since Packet Headers are fixed at four bytes (twenty-four data bits and eight ECC bits), P6 and P7 of the ECC byte are unused and shall be set to zero by the transmitter. The receiver shall ignore P6 and P7 and set both bits to zero before processing ECC.

The parity bits of ECC are defined as below:

P7 = 0

P6 = 0

P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23

P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23

P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22

 $P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23$

P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

The table below shows a compact way to specify the encoding of parity and decoding of syndromes.

ECC Parity Generation Rules:

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B



5.3.6 Notice

- 1. We recommend users to stay in STOP state for 500ns when switching from LPDT to HSDT.
- 2. We recommend users to adopt EoT to enhance overall robustness of the system during HSDT.






5.4 Tearing Effect Output

The tearing effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off (34h) and set_tear_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set_tear_on (35h) and set_tear_scanline(44h) commands. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

5.4.1 Tearing Effect Line Mode

Mode 1, the tearing effect output signal consist of V-sync information only:




tvdh = The LCD display is not updated from the frame memory. tvdl = The LCD display is updated from the frame memory.

Mode 2, the tearing effect output signal consist of V-sync and H-sync information:




thdh = The LCD display is not updated from the frame memory. thdl = The LCD display is updated from the frame memory.

Mode 3, this mode turn on the tearing effect output signal when vertical scanning reachs line N.



N = The N-th scanning line which set by register N[15:0] of command STESL(44h).






Note. During Sleep In mode, the tearing effect output signal is active low.



5.4.2 Tearing Effect Line Timing

The tearing effect signal is described as below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
tvdl	Vertical timing low duration	TBD		ms	
tvdh	Vertical timing high duration	TBD		us	
thdl	Horizontal timing low duration	TBD		us	
thdh	Horizontal timing high duration	TBD		us	

Notes:

- 1. The timings apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the HOST and should be used as shown below to avoid tearing effect:

The Tearing Effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off(34h), set_tear_on(35h) commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

TEON (35h)	TELOM (35h, 1 st bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)



6. Command

6.1. Command List

Table of User Command Set (Command 1)

CMD1 Para Instruction D7 D6 D5 D4 D3 D2 D1 00h - No argument No argument 01h - Soft reset No argument 04h 01h Get display ID ID2[7:0] 02h ID3[7:0] ID3[7:0] 05h - Get number of errors on DSI D[7:0] 0Ah 00h Get power mode BSTON IDMON - SLPOUT - DISPON - 0Bh 00h Get address mode - - - RGB - RSW 0Ch 00h Get display mode - - INVON ALLPOFF -		Default 00h 00h 00h - 00h 77h 00h 00h							
O1h	1 IFPF0 - ERR	- 00h 00h 00h 00h - 00h 77h 00h 00h							
O0h	1 IFPF0 - ERR	00h 00h 00h - 00h 77h 00h 00h							
04h 01h Get display ID ID2[7:0] 02h ID3[7:0] 05h - Get number of errors on DSI D[7:0] 0Ah 00h Get power mode BSTON IDMON - SLPOUT - DISPON - 0Bh 00h Get address mode RGB - RSM 0Ch 00h Get pixel format - VIPF2 VIPF1 VIPF0 - IFPF2 IFPF 0Dh 00h Get display mode - INVON ALLPOFF - 0Eh 00h Get signal mode TEON M - 0Fh 00h Get diagnostic result D7 D6 D5 D4 - 10h - Enter sleep mode No argument 20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set display off No argument	1 IFPF0 - ERR	00h 00h 00h - 00h 77h 00h 00h							
02h	1 IFPF0 - ERR	00h 00h - 00h 77h 00h 00h							
O5h - Get number of errors on DSI OAh O0h Get power mode BSTON IDMON - SLPOUT - DISPON - OBh O0h Get address mode RGB - RSM OCh O0h Get pixel format - VIPF2 VIPF1 VIPF0 - IFPF2 IFPF ODh O0h Get display mode INVON ALLPON ALLPOFF OEh O0h Get signal mode TEON M OFh O0h Get diagnostic result D7 D6 D5 D4 10h - Enter sleep mode No argument 11h - Exit sleep mode No argument 20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 28h - Set display off No argument	1 IFPF0 - ERR	00h - 00h 77h 00h 00h							
OAh O0h Get power mode BSTON IDMON - SLPOUT - DISPON - OBh O0h Get address mode RGB - RSM OCh O0h Get pixel format - VIPF2 VIPF1 VIPF0 - IFPF2 IFPF ODh O0h Get display mode - INVON ALLPON ALLPOFF OEh O0h Get signal mode TEON M OFh O0h Get diagnostic result D7 D6 D5 D4 INVON ALLPON ALLPOFF OFH O0h Get diagnostic result D7 D6 D5 D4 OFH O0h Get signal mode No argument In Exit sleep mode No argument In Exit sleep mode No argument In Sexit invert mode No argument	1 IFPF0 - ERR	- 00h 77h 00h 00h							
OBh O0h Get address mode RGB - RSM OCh O0h Get pixel format - VIPF2 VIPF1 VIPF0 - IFPF2 IFPF ODh O0h Get display mode - INVON ALLPON ALLPOFF OEh O0h Get signal mode TEON M OFh O0h Get diagnostic result D7 D6 D5 D4 I0h - Enter sleep mode No argument 11h - Exit sleep mode No argument 20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument	1 IFPF0 - ERR	77h 00h 00h 00h							
OCh O0h Get pixel format - VIPF2 VIPF1 VIPFO - IFPF2 IFPF ODh O0h Get display mode - INVON ALLPON ALLPOFF OEh O0h Get signal mode TEON M OFh O0h Get diagnostic result D7 D6 D5 D4 10h - Enter sleep mode No argument 11h - Exit sleep mode No argument 20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument	1 IFPF0 - ERR	77h 00h 00h 00h							
ODh O0h Get display mode INVON ALLPON ALLPOFF OEh O0h Get signal mode TEON M OFh O0h Get diagnostic result D7 D6 D5 D4 OFh O0h Get diagnostic result D7 D6 D5 D4 OFh O0h Get diagnostic result D7 D6 D5 D4 OFH O0H GET	- ERR	00h 00h 00h - - -							
OEh O0h Get signal mode TEON M	ERR	00h 00h - - -							
OFh O0h Get diagnostic result D7 D6 D5 D4		00h - - - -							
10h - Enter sleep mode No argument 11h - Exit sleep mode No argument 20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument	-	-							
11h-Exit sleep modeNo argument20h-Exit invert modeNo argument21h-Enter invert modeNo argument22h-Set all pixels offNo argument23h-Set all pixels onNo argument28h-Set display offNo argument		-							
20h - Exit invert mode No argument 21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument									
21h - Enter invert mode No argument 22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument									
22h - Set all pixels off No argument 23h - Set all pixels on No argument 28h - Set display off No argument									
23h - Set all pixels on No argument 28h - Set display off No argument									
28h - Set display off No argument									
		-							
29h - Set display on No argument		-							
		-							
34h - Set tear off No argument		-							
35h 00h Set tear on	TELOM	00h							
36h 00h Set address mode RGB - RSM	X RSMY	00h							
38h - Exit idle mode No argument		-							
39h - Enter idle mode No argument		-							
3Ah 00h Set pixel format - VIPF2 VIPF1 VIPF0 - IFPF2 IFPF	1 IFPF0	77h							
00h Set tear scan line N[15:8]		00h							
01h Set tear scarring N[7:0]	N[7:0]								
45h Get scan line N[15:8]		00h							
01h		00h							
4Fh 00h Set deep standby mode	DSTB	00h							
51h 00h Write display brightness DBV[7:0] (input)		FFh							
52h 00h Read display brightness DBV[7:0] (output)									



53h	00h	Write control display	НВМ	[1:0]	BCTRL	-	DD	-	-		20h	
54h		Read control display	-	-	BCTRL	-	DD	-	-		20h	
55h		Write RAD-ACL control	-	-	-	-	-	-	RAD_ACL	[1:0]	00h	
56h		Read RAD-ACL control	-	-	-	-	-	-	RAD_ACL		00h	
58h	00h	Write CE	CTE_EN		CTE_LE	VEL[3:0]		CTE_SLR EN	-		48h	
59h	00h	Read CE	CTE_EN		CTE_LEV	/EL[3:0]		CTE_SLR _EN	-		48h	
5Ah	00h	Write CE1	SKIN_EN	-	SKIN_LE	SKIN_LEVEL[1:0] EN_VIVI - CE_LEVEL[1:0]						
5Bh	00h	Read CE1	SKIN_EN	-	SKIN_LE	VEL[1:0]	EN_VIVI D_ENH	11h				
5Ch	00h	Write CE2	SLR_EN	-	SLR_LE\	/EL[1:0]	EN_EDG E	EDG	E_LEVEL[2:0	0]	14h	
5Dh	00h	Read CE2	SLR_EN	-	SLR_LE\	/EL[1:0]	EN_EDG E	EDG	GE_LEVEL[2:0	0]	14h	
62h	00h	Write CE3 (temper)	TEMPER _EN			TEMI	PER_LEVE	L[6:0]			00h	
63h	00h	Read CE3 (temper)	TEMPER _EN			TEMI	PER_LEVE	L[6:0 <u>]</u>			00h	
64h	00h	Write CE4 (paper)	PAPER_ EN			PAP	ER_LEVEL	[6:0]			00h	
65h	00h	Read CE4 (paper)	PAPER_ EN	PAPER_LEVEL[6:0]							00h	
66h	00h	Write CE5 (WB)	WB_EN				-				00h	
67h	00h	Read CE5 (WB)	WB_EN	-								
68h	00h	Write CE6 (CE mode)	-	-	-	-	-	CE	_MODE[2:0]]	00h	
69h	00h	Read CE6 (CE mode)	-	-	-	-	-	CE	_MODE[2:0]		00h	
6Ah	00h	Write HDR	HDR_EN			HD	R_LEVEL[6	5:0]			50h	
6BH	00h	Read HDR	HDR_EN			HD	R_LEVEL[6	5:0]			50h	
	00h					SID[:	15:8]				00h	
	01h					SID[[7:0]				00h	
A1h	02h	Read DDB start	>			MID[15:8]				00h	
	03h					MID	[7:0]				00h	
	04h		1	1	1	1	1	1	1	1	FFh	
	00h					SID[:	15:8]				00h	
	01h					SID[[7:0]				00h	
A8h	02h	Read DDB continue				MID[15:8]				00h	
	03h					MID	[7:0]				00h	
	04h		1	1	1	1	1	1 1 1 1				
AAh	00h	Read first checksum				FCS	[7:0]				00h	
AFh	00h	Read continue checksum				CCS	[7:0]				00h	
DAh	00h	Read ID1				ID1	[7:0]				00h	
DBh	00h	Read ID2				ID2	[7:0]				00h	
DCh	00h	Read ID3				ID3	[7:0]		00h			
FEh	00h	Write CMD page switch						CMD_PG	_SEL[3:0]		00h	



FFh	00h	Read CMD page			CMD_PG_SEL[3:0]	00h

Table of User Command Set (Command 1) (continued)

		·		Status Av	ailability	
CMD1	Para.	Instruction	command(C) / read (R) / write (W)	Normal mode on, idle mode off, sleep out	Normal mode on, idle mode on, sleep out	sleep in
00h	-	Nop	С	Yes	Yes	Yes
01h	-	Soft reset	С	Yes	Yes	Yes
	00h		R	Yes	Yes	Yes
04h	01h	Get display ID	R	Yes	Yes	Yes
	02h		R	Yes	Yes	Yes
05h	-	Get number of errors on DSI	R	Yes	Yes	Yes
0Ah	00h	Get power mode	R	Yes	Yes	Yes
0Bh	00h	Get address mode	R	Yes	Yes	Yes
0Ch	00h	Get pixel format	R	Yes	Yes	Yes
0Dh	00h	Get display mode	R	Yes	Yes	Yes
0Eh	00h	Get signal mode	R	Yes	Yes	Yes
0Fh	00h	Get diagnostic result	R	Yes	Yes	Yes
10h	-	Enter sleep mode	С	Yes	Yes	Yes
11h	-	Exit sleep mode	С	Yes	Yes	Yes
20h	-	Exit invert mode	С	Yes	Yes	Yes
21h	-	Enter invert mode	С	Yes	Yes	Yes
22h	-	Set all pixels off	С	Yes	Yes	Yes
23h	-	Set all pixels on	С	Yes	Yes	Yes
28h	-	Set display off	С	Yes	Yes	Yes
29h	-	Set display on	С	Yes	Yes	Yes
34h	-	Set tear off	С	Yes	Yes	Yes
35h	00h	Set tear on	W	Yes	Yes	Yes
36h	00h	Set address mode	W	Yes	Yes	Yes
38h	-	Exit idle mode	С	Yes	Yes	Yes
39h	-	Enter idle mode	С	Yes	Yes	Yes
3Ah	00h	Set pixel format	W	Yes	Yes	Yes
44h	00h	Set tear scan line	W	Yes	Yes	Yes
4411	01h	Sected Stall lille	W	Yes	Yes	Yes
45h	00h	Get scan line	R	Yes	Yes	Yes
4311	01h	Get scall lille	R	Yes	Yes	Yes
4Fh	00h	Set deep standby mode	W	Yes	Yes	Yes
51h	00h	Write display brightness	W	Yes	Yes	Yes
52h	00h	Read display brightness	R	Yes	Yes	Yes



				1		T
53h	00h	Write control display	W	Yes	Yes	Yes
54h	00h	Read control display	R	Yes	Yes	Yes
55h	00h	Write RAD-ACL control	W	Yes	Yes	Yes
56h	00h	Read RAD-ACL control	R	Yes	Yes	Yes
58h	00h	Write CE	W	Yes	Yes	Yes
59h	00h	Read CE	R	Yes	Yes	Yes
5Ah	00h	Write CE1	W	Yes	Yes	Yes
5Bh	00h	Read CE1	R	Yes	Yes	Yes
5Ch	00h	Write CE2	W	Yes	Yes	Yes
5Dh	00h	Read CE2	R	Yes	Yes	Yes
62h	00h	Write CE3 (temper)	W	Yes	Yes	Yes
63h	00h	Read CE3 (temper)	R	Yes	Yes	Yes
64h	00h	Write CE4 (paper)	W	Yes	Yes	Yes
65h	00h	Read CE4 (paper)	R	Yes	Yes	Yes
66h	00h	Write CE5 (WB)	W	Yes	Yes	Yes
67h	00h	Read CE5 (WB)	R	Yes	Yes	Yes
68h	00h	Write CE6 (CE mode)	W	Yes	Yes	Yes
69h	00h	Read CE6 (CE mode)	R	Yes	Yes	Yes
6Ah	00h	Write HDR	W	Yes	Yes	Yes
6Bh	00h	Read HDR	R	Yes	Yes	Yes
	00h		R	Yes	Yes	Yes
	01h		R	Yes	Yes	Yes
A1h	02h	Read DDB start	R	Yes	Yes	Yes
	03h		R	Yes	Yes	Yes
	04h		R	Yes	Yes	Yes
	00h		R	Yes	Yes	Yes
	01h		R	Yes	Yes	Yes
A8h	02h	Read DDB continue	R	Yes	Yes	Yes
	03h		R	Yes	Yes	Yes
	04h		R	Yes	Yes	Yes
AAh	00h	Read first checksum	R	Yes	Yes	Yes
AFh	00h	Read continue checksum	R	Yes	Yes	Yes
DAh	00h	Read ID1	R	Yes	Yes	Yes
DBh	00h	Read ID2	R	Yes	Yes	Yes
DCh	00h	Read ID3	R	Yes	Yes	Yes
FEh	00h	Write CMD page switch	W	Yes	Yes	Yes
FFh	00h	Read CMD page	R	Yes	Yes	Yes
		•		-		-



6.2. Command Description

NOP (0000h)

0000h		7 00h 0000h No Argument command is an empty command; it does not have any effect on the display module. Don't care.													
Inst/Para	R/W			D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
		MIPI	Other												
NOP	W	00h	0000h				No Ar	gumen	t						
Description			an empty	command;	it does	not ha	ve any	effect	on the	display	y modu	ıle.			
Restriction	None								•						
			Sta	atus			efault	Value							
			Po	wer On Sec	quence		I/A								
Default			SV	V Reset		1	I/A								
			HV	V Reset		ı	I/A								
Flow Chart	None														



SWRESET(0100h) : Software Reset

0100h	<u> </u>			SW	/RESE	T(Soft	ware R	eset)					
Inst/Para	R/W	Add MIPI	Iress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	W	01h	0100h		l	I	No Ar	gumen	t	I	I		
Description				command is leset default									
Restriction	Any nev	w comma		d cannot be s not be sent f d.						′190 er	nters S	eep-In	mode.
			St	atus			Default	Value		_			
				wer On Sec	uence		N/A						
Default				V Reset			N/A						
			HV	V Reset		1	N/A						
Flow Chart		Di	splay whol screen Set Comm to S/W De Value	e blank						Legence Commar Paramet Display Action Mode Sequent transfe	ter /		



RDDID(0400h~0402h): Get Display ID

0400~ 0402h		RDDID												
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
			0400h	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	00	
RDDID	R	04h	0401h	х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	00	
			0402h	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	00	
Description	The 2 nd The 3 rd Note: C	parameto parameto ommand	er (ID2): t er (ID3): tl	ne Module he Module ne Module 2/3 (DAh/I ly.	e/driver v e/driver IE	ersion)	ID	orrespo	nd to tl	ne para	ameter	1, 2, 3	of	
Restriction	-													
		Default Value												
		Status Default Value After MTP Before MTP												
Default														
		SW Res	set		TP value		ID1=	00h / I	D2=00	h / ID3	=00h			
		HW Re	set	M	ΓP value		ID1=	00h / I	D2=00	h / ID3	=00h			
Flow Chart	RDDID (04h) Send 1 st parameter ID1[7:0] Send 2 nd parameter ID2[7:0] Send 3 rd parameter ID3[7:0] Send 3 rd parameter ID3[7:0]													



RDNUMED(0500h): Get Number of Errors on DSI

0500h						RDNUI	MED							
Inst/Para	R/W	Add MIPI	Iress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
RDNUMED	R	05h	0500h	Х	D7	D6	D5	D4	D3	D2	D1	D0	00	
Description	the bit D[6:0] D[7] is D[7:0] sent th	the first parameter is telling a number of the parity errors on DSI. The more detailed description of the bits is below. 6:0] bits are telling a number of the parity errors. 7] is set to "1" if there is overflow with D[60] bits. 7:0] bits are set to "0"s (as well as RDDSM(0Eh)'s D0 are set "0" at the same time) after there is not the first parameter information (= The read function is completed). It is no function for others interface operation.												
Restriction	-													
Default		Status Default Value Power On Sequence 00h SW Reset 00h HW Reset 00h												
Flow Chart		_	RDNUME Send 1st pa P[7:0]= RDDSM(D0 =	arameter 00h 0Eh)'s						Leger Comma Parame Displa Actio Mode Sequer transf	eter ay n	7		



RDDPM (0A00h): Get Power Mode

0A00h		RDDPM (Read Display Power Mode)													
Inst/Para	R/W		Iress	D15-8	D7	D6	D5	D4	D3	D2	D1	DO	HEX		
		MIPI	Othe	r											
RDDPM	R	0Ah	0A00	h x	D7	D6	D5	D4	D3	D2	D1	D0	80		
	This co	mmand	indicat	es the cur	rent st	atus of	the di	splay a	as des	cribed	in the	table b	elow:		
	Bit	Syml		Description			Co	mment							
	D7	BST	NC	Booster Vo	oltage S	Status		=Booste							
	D6	IDMO	ON	Idle Mode	On/Off			= Idle N = Idle N							
	D5	Rese	erved					1010 1		///					
Description		D4 SLPON Sleep In/Out '1' = Sleep Out,													
	D4	D4 SLPON Sleep In/Out '0' = Sleep In													
	D3	Rese	erved												
	D2 DISPON Display On/Off '1' = Display On, '0' = Display Off														
	D1 Reserved 0														
	D0	Hese	ervea				0								
				tatus				ault V	alue						
Default				ower On S	Seque	nce	08h								
				W Reset			08h								
			Н	W Reset			08h	1							
		Serial I	/F Mod	de	Para	allel I/F	Mode			_					
		DDDD	NA (O A)	1	, [5]	20014	0.41.)				i	Legend			
		RDDP	M (0Ah	<u>'</u>	RI	ODPM (UAN)		Host	 	С	ommano	d		
					·····		•••••	······	Driver		Pa	aramete	er		
Flow Chart		Send	I D[7:0]	/ /	D	ummy F	Read					Display			
Flow Griant											`=	Action	\leq		
					/ 5	Send D[7:0]			İ	\geq	Mode	\leq \Box		
										 		IVIOUE	$\mathcal{O} \vdash$		
										 		equentia			
										į		transfer			



RDDMADCTR (0B00h): Get Address Mode

0B00h			F	RDDMAD	CTR (Read	Displa	y MAI	OCTR))			
Inst/Para	R/W	Addı MIPI	ess Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDMADCTR	R	0Bh	0B00h	х	D7	D6	D5	D4	D3	D2	D1	D0	00
	This com	nmand in	dicates	the curre	nt stat	us of t	he disp	olay as	descr	ribed in	the ta	ble be	low:
	Bit	Symbo		Description	on		Com	ment					
	D7	Reserv					0			4			
	D6	Reserv					0						
	D5 D4	Reserv					0						
Description	D3	RGB		RGB/BGI	D Ordo	,	'1' =	BGR, (3					
Description	D2	Reserv		ngb/bgi	n Olde		"0"=I	RGB, (3	36H-D3	3 = "0")		<u> </u>	
	D1	RSMX		Horizonta	al Flip		'0' =			y(36H-l y(36H-			
	D0	RSMY		Vertical F	lip		,0, =	Norma Revers	l displa	y	,		
		Statu	IS				Def	ault Va	alue			1	
				equence			00h						
Default		SW F	Reset				No	Chang	je				
		HW F	Reset				00h						
Flow Chart		DMADCTR Send D[7:	(0Bh)		DDMAD Dumn	I/F Mo	\neg	Ho: Driv		Pa Se	egend ommanc aramete Display Action Mode equentiaransfer		, , , , , , , , , , , , , , , , , , , ,



RDDCOLMOD (0C00h): Get Pixel Format

0C00h		•		R	DDCOLM	OD (R	ead Di	spla	ay Pixe	Forma	at)			
Inst/Para	R/W	MI	Addr Pl	ess Other	D15-8	D7	D6	DS	5 D4	D3	D2	D1	D0	HEX
RDDCOLMOD	R	00	h	0C00h	Х	D7	D6	D5	5 D4	D3	D2	D1	D0	77
	This	comma	and i	ndicates	the curren			e dis	splay as	descri	bed in	the ta	ble be	low:
		Bit	S	ymbol	D	escript	on		(0)	(Comme	ent		
		D7 D6	V	- IPF[2]					'0' '101' =	16-bits	/ nivel			
Description		D5		IPF[1]	DPI Pixel	Forma	at (RGB	3	'110' =	18-bits	/ pixel,			
Description		D4	V	IPF[0]	Interface	Color	Format))		24-bits not de				
		D3		-					0					
		D2		PF[2]	DDI D:	. –				16-bits 18-bits				
		D1		PF[1]	DBI Pixel Interface					24-bits				
		D0	II-	PF[0]					others	not de	fined			
				itus					efault \	alue				
Default					Sequence				7h					
				/ Reset					o Chan	ge				
			HW	/ Reset				77	7h					
Flow Chart		Serial I/	10D (0Ch)	RDDCC	DLMOD DIMMIN Ro	(0Ch)	 	Host Driver			Par D A A Second	egend mmand ameter isplay ction Mode juential	



RDDIM (0D00h): Get Display Mode

0D00h				RDDIM	(Read	d Disp	lay Ima	age M	ode)				
Inst/Para	R/W	Ad MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDIM	R	0Dh	0D00h	Х	D7	D6	D5	D4	D3	D2	D1	D0	00
	The dis	olay mo	dule returr	ns the disp	olay im	age m	ode st	atus.	l	l		•	•
Description	D5 D4 D3		erved erved DN	Inversi All Pixe	on On	/Off	"1" = '0' = N '1' = V	Inversi Inversi Inversi Vormal Vhite c	on is C displa lisplay	On, y			
	D3 D2^ D0		erved	All Pixe	ei OII		'1' = E	Black d	isplay				
Default		Po S'	tatus ower On S W Reset W Reset	Sequence			Defi 00h 00h 00h		alue				
Flow Chart	F	rial I/F M	Dh)	RE	DDIM (00 	Oh)		<u>Host</u> Driver			Com Para Dis Ac Ac Sequ	meter splay tion ode uential	



RDDSM (0E00h): Get Signal Mode

0E00h				RDDS	SM (Re	ead Dis	splay	Sign	al M	lode)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	,	D3	D2	D1	D0	HEX
RDDSM	R	0Eh	0E00h	х	D7	D6	D5	D4		D3	D2	D1	D0	00
Description	The disp Bit D7 D6 D5 D4 D3 D2 D1 D0	TELC Rese Rese Rese Rese Rese	DM rved rved rved rved rved rved	ns the D Descript Tearing E Tearing E	ion Effect Li	ne On/0	Off	Comi "0" = 0 "1" = 0 "0" = 1 "0" '0' '0' '0' '0' '0' '1" = 1	Off On mode mode	e1 e2				
Default		P	itatus Power On W Reset IW Reset	•	ice			Defau 00h 00h 00h	It Va	alue				
Flow Chart		RDDSM (0	DEh)	P:	RDDSM Dumm	y Read	de	Ho Dri	•••			Par	egend mmand rameter Display Action Mode quential ansfer	



RDDSDR (0F00h): Get Diagnostic Result

0F00H				RDDSDR	(Read	Displa	y Self-	Diagn	ostic F	Result)			
Inst/Para	R/W	Ad MIPI	dress Othe	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDSDR	R	0Fh	0F00	h x	Regis	ter Load	ling Det	ection	D3	D2	D1	D0	00
	The dis	splay m	odule r	eturns the	self-dia	gnostic	result	s follow	ing a	Sleep C	Out con	nmand.	
	Bit		mbol	Description	1			Comn	nent				
	D7 D4		LD	Register Lo	oading [Detectio	n						
Description	D3		served					'0'					
Description	D2 D1		served served					'0'					
	DC		served					·0'					
			Otatua					Na facult	Value				
		-	Status	· On Seque	nco			Default Oh	value				
Default			SW Re					0h				-	
			HW R					0h					
						X							;
	S	Serial I/I	F Mode		Parallel	I I/F Mc	de					egend mmand	- 7 [
		RDDSDI	R (0Fh)		RDDS	TR (0Fh)		Hos	t	1	Pa	rameter	
Flow Chart	_	Send I	D[7:0]	7	Dumi	my Read	/	Drive	er		`=	Display Action	
					Send	1 D[7:0]	<u></u>					Mode quential	
										 		quential ansfer	<u> </u>



SLPIN (1000h): Enter Sleep mode

1000H					S	LPIN (Sleep	ln)					
Inst/Para	R/W		dress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
		MIPI	Other	D100	<i></i>		D 0	D 4					TIEX
SLPIN	W	10h	1000h				No A	rgume	nt				
Description	In this n scannin values. After Sla display Out-mo	node the g is stored eep in a and thi de.	e DC/DC opped. Th command s informa	the display converted the control of	r is stop Interfact Interfact In send In durir	oped, I ce such PCLK, ig 2 fra	nternal n as rec HS an mes if	displagisters	y oscil is still nforma	lator is workin ition or	stopp g and n RGB	ed, and keeps i	l panel ts blank
Restriction	Sleep Ir It must v stabilize It must v	n Mode wait 5m e. wait 12	can only isec befo	ter sendin	the Sl next o	eep Or comma	ut Com and for	mand the su	(11h). pply vo	oltages	and c	lock cir	
			Stat	tue	_		efault	Value					
D. C. II				ver On Se	auence		leep Ir		<u> </u>				
Default				Reset	1		leep Ir						
			HW	Reset		S	leep Ir	n Mode)				
Flow Chart	S	Display of screen (A effect ON/OFF	whole blank automatic No i to DISP Command) charge	° }		Stop DC/D Convei	C ter al			Par D A A Sec	egend mmand ameter isplay ction Mode		



SLPOUT (1100h): Exit Sleep Mode

1100H					SLPC	OUT (S	leep O	ut)					
Inst/Para	R/W		iress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPOUT	W	MIPI 11h	Other 1100h				No A	Argum	l ent				
Description	module a	are enabl	auses the ed. The h nes before	ost proc	essor	sends l	PCLK,	HS an	d VS i	nforma	tion to	displa	у
Restriction	module is this communication clock circ. The host sending to the reconstruction the district the same	s not in S mand bei cuits to st process a Sleep-I gisters wl splay dev e or wher	nall not can Sleep mode fore senditabilize. or must well commanthen exiting vice when and the displanctions after	le. The hand another ait 120 man. The general loading ay modu	nost proher cor millised display eep mo the re ule is n	conds a modu ode. Th gisters ot in S	after seale load lere she if the fleep m	wait findelay and	ve mill allows a Slee display be any defaul	iseconthe sup p Out of moduly abnor It and r	ds afte oply vo comma le's de rmal vi register	r send ltages and bet fault va sual ef value	ing and fore alues fect s are
Default			SW	us er On Se Reset Reset	equenc	се	Defaul Sleep Sleep Sleep	ln Mod In Mod	le le				
Flow chart	SI	POUT (11 tart Interna Oscillator Start DC-DC Converter parge Offs voltage for	et	S (Au	creen futomatic DISP Com splay In accord rrent co	whole boor 2 france No efformands) mage coance with the settings	nes ect to F ntents th the			P	Legend Command	d d	



INVOFF (2000H): Exit Invert Mode

2000H					OFF (D	isplay	Invers	sion O	ff)				
Inst/Para	R/W	Ad MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVOFF	W	20h	2000h				No Arg	gumen	t				
			atus bits	the display rare changed. out Image		to sto		ting the		e data	on the	displa	у
Description						\Rightarrow							
Restriction	This c	ommar	nd has no	effect when	the dis	play m	odule i	s not ii	nvertin	g the d	lisplay	image.	
Default			P ^o S'	tatus ower On Seq W Reset W Reset	uence	Dis Dis	efault V splay Ir splay Ir splay Ir	nversio nversio	n off				
Flow Chart]	INVOFF (20h)							Leger Comma Parame Displa Action Mode	eter y n	



INVON (2100H): Enter Invert Mode

2100H		<u> </u>		IN	VON (I	Display	Invers	sion O	1)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVON	W	21h	2100h				No	Argum	ent				
			d causes t tus bits ar			lule to i	nvert th	ie imag	e data	only on	the dis	splay	
			Inp	ut Imag	e			Displ	ay Pano	el			
Description							>						
Restriction	This c	ommano	d has no e	ffect wh	en mod	dule is a	already	in inve	rsion o	n mode			
Default			Status Power SW Re HW Re		uence	Dis Dis	splay In splay In splay In	versior versior	n off				
Flow Chart		IN	Inversion (Mode /ON (21h) / Inversion Mode)				Pe Se	egend ommand aramete Display Action Mode equentia ransfer		



ALLPOFF (2200H): Set All Pixel Off

2200H	,	00171				ALLPO)FF						
Inst/Para	R/W	Ac MIPI	Idress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
ALLPOFF	W	22h	2200h				No Aı	gumer	nt				
Description	On/C This	Off regis comma	ster can be and does n	ne display pon or off. ot change a Input Ima	any oth ge y On" o	er statu	nds are	Dis	play Pa	anel	ode. T	he dis	
Restriction	-												
Default			SW F	er On Seque	ence	Disp Disp	lay Inv	lue rersion rersion rersion	off				
Flow Chart		AL	Display ON LPOFF (22h							Para Di Ad Seq	gend nmand ameter splay ction ode uential nsfer		



ALLPON (2300H): Set All Pixel On

2300H						ALLP	NC						
Inst/Para	R/W		dress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IIISt/Fala	11/ 44	MIPI	Other	D13-0	<i>D1</i>	D 0	D 3	דט	D 3	D2	<u> </u>	D 0	IILA
ALLPON	W	23h	2300h				No A	Argume	ent				
	On/Of	f registe	d turns the or r can be on d does not o	or off.				Out mo	de and	a statu	us of th	e Disp	lay
				Input I	mage]	Display	Panel			
Description			-				\Longrightarrow						
			, "Normal E s showing t										
Restriction	-												
			_							_			
			Status	2.0			ault Va		- ((
Default			Power C SW Res		ence			ersion ersion					
			HW Res					ersion					
			i ivv i tes	GI		Disk	nay iiiv	CISIOII	OII				
Flow Chart	N	ALLP	ON (23h) e Display	de						Para Di Ad Seq	gend nmand ameter splay ction lode uential nsfer		



DISPOFF (2800h): Set Display Off

2800H		001 2 10			DISP	OFF (D	Display	Off)					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPOFF	W	28h	2800h					Argume					
			nd causes tatus bits	are chang		ule to s	stop dis		the im		ta on th	ne disp	lay
Description				Input	muge		exampl	> [,	
Restriction	This	comma	nd has no	effect wh	en mod	dule is a	already	in disp	lay off ı	mode.			
Default			SW	rus ver On Se Reset Reset	quence	Dis	fault Va splay O splay O splay O	ff ff					
Flow Chart			DISPOFF (2	28h)							Comman Parame Display Action Mode Sequent transfe	ter /	



DISPON (2900h): Set Display On

2900H		, ot 5 10p			DIS	SPON (I	Display	On)					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPON	W	29h	2900h				No	Argum	ent				
Description			Inpu		nged.	example	> [splayin Display		nage da	ta on th	ne disp	lay
Restriction	This	comma	nd has no	effect w	hen m	odule is	already	y in disp	olay on	mode.			
Default			Pov SW	tus wer On S / Reset / Reset	Sequen	ice I	Default Display Display Display	Off Off					
Flow Chart		DISF	y OFF Mod PON (29h)]						Para Di Ad M	gend nmand nmand splay stion ode uential nsfer		




TEOFF (3400h): Set Tear OFF

3400H				TEC	OFF (T	earing	Effec	t Line	OFF)				
Inst/Para	R/W	Addı MIPI	ess Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TEOFF	W	34h	3400h				No A	rgume	nt				
Description		s comma nal line.	nd turns	off the dis	splay n	nodule	's Tea	ring Ef	fect ou	ıtput si	gnal fr	om the	TE
Restriction	This	s comma	nd has n	o effect w	hen th	e Tear	ing Ef	fect ou	tput is	alread	ly off.		
Default				Status Power (SW Res HW Res	set	quence	1	Defau OFF OFF OFF	It Valu	е			
Flow Chart	(TE	ne Outpu	n)							Com Para Dis Ac Ac Sequ	gend mand meter splay tion ode uential nsfer	



TEON (3500h): Set Tear ON





MADCTR (3600h): Set Address Mode


3600H				MA	DCTR	(Scan	Directi	ion Co	ntrol)				
Inst/Para	R/W	/W Address D15-8 D7 D6 D5 D4 D3							D3	D2	D1	D0	HEX
MADCTR	W	36h	3600h	х	D7	D6	D5	D4	D3	D2	D1	D0	00

This command defines the scan direction of Source and Gate Driver. This command makes no change on the other driver status.

Bit	Symbol	Description	Comment
D7	Reserved		0
D6	Reserved		0
D5	Reserved		0
D4	Reserved		0
D3	RGB	RGB/BGR Order	"0"=RGB '1'=BGR
D2	Reserved		0
D1	Reserved		0
D0	Reserved		0

Description


• Bit D3 - RGB/BGR order



Restriction Bit D3 is not applicable while resolution is FHD SPR.

Default

Status	Default Value
Power On Sequence	00h
SW Reset	No Change
HW Reset	00h





IDMOFF (3800h): Exit Idle Mode

3800H				II	DMOF	F (Idle	Mode	Off)					
Inst/Para	R/W	Ad MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	W	38h	3800h				No A	rgume	nt				
Description	This c	ommano	d causes th	e display ı	module	e to exi	it Idle r	node.					
Restriction	This c	ommano	d has no eff	ect when	the dis	play m	odule	is not	in Idle	mode.			
Default				Status Power Or SW Rese HW Rese	t	ence	ldle	fault V e Mode e Mode e Mode	Off Off				
Flow Chart	< [IDMO	FF (38h)							Par D A A Sec	egend mmand ameter risplay ction Mode		

IDMON (3900h): Enter_idle_mode 3900H **IDMON Address** R/W D15-8 **D7** D5 D4 **D**3 D0 Inst/Para D6 D2 **D1 HEX** MIPI Other **IDMON** W 39h 3900h No Argument This command causes the display module to enter Idle Mode. In Idle Mode, color expression is reduced. Colors are shown on the display device using the MSB of each of the R, G and B color components in the Input Image. **Display Panel** Input Image Description B7 B6 B5 B4 B3 B2 B1 R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 Color Black 0XXXXXXX 0XXXXXXX 0XXXXXXX Blue 0XXXXXXX 0XXXXXXX 1XXXXXXX Red 1XXXXXXX 0XXXXXXX 0XXXXXXX Magen 1XXXXXXX 0XXXXXXX 1XXXXXXX 1XXXXXXX 0XXXXXXX Green 0XXXXXXX Cyan 0XXXXXXX 1XXXXXXX 1XXXXXXX 1XXXXXXX 1XXXXXXX 0XXXXXXX Yellow White 1XXXXXXX 1XXXXXXX 1XXXXXXX Restriction This command has no effect when module is already in idle on mode. Status Default Value Idle Mode Off Power On Sequence Default SW Reset Idle Mode Off HW Reset Idle Mode Off Legend Command Idle mode OFF Parameter Display IDMON (39h) Flow Chart Action Mode Idle mode ON Sequential transfer



COLMOD (3A00h): Set Pixel Format

3A00h					OLMOD) (Inter	face P	ixel Fo	mat)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
COLMOD	W	3Ah	3A00h	Х	-	VIPF[2]	VIPF[1]	VIPF[0]	-	IFPF[2]	IFPF[1]	IFPF[0]	77
D initia	VIPF[2: IFPF[2:	0] : DPI 0] : MCl	Pixel Fo J Pixel F		efinition Definitio	n.							
Description						espond	ing bit	s in the	parame T	eter are	ignore	d.	
							1	()	1			
		18bit/pi	xel (262,	,144 cold	ors)		1			0			
		24bit/p	ixel (16.	7M colo	rs)		1			1			
Restriction	_												
Default		18bit/pixel (262,144 colors)											
Flow chart	Exampl	e: 16-		Mode 3Ah)				,,,			Comma	etter y	



STESL(4400h): Set Tear Scan Line

4400h					STESL	. (Set_	Tear_S	Scanlin	e)				
Inst/Para	R/W		ress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
		MIPI	Other 4400h		N[15]	N[14]	N[13]		N[11]	N[10]	N[9]	N[8]	00
STESL	W	44h		Х				N[12]					
			4401h	Х	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]	N[0]	00
Description	the c "Set_ desc See	lisplay m _Addres ribes the figure in Tearing	nodule re s_Mode' e Tearing Mode 3	on the diseaches ling bit D4. The great of "Tearing utput line	ie N[15 The Tea Output L	:0]. The aring Ef ine mo	e TE si fect Lir ode. out"	gnal is ne On I	not affo	ected be paran	oy chan neter th	ging nat	
Restriction													
Default				Status Power Or SW Rese HW Rese	t	ence	N[15	ault Val 5:0]=16 change 5:0]=16	'h0000				
Flow Chart		Set_S	Tear_Scanor Tear_S	:8]						Pro See	Legend ommance aramete Display Action Mode equentiaransfer		



GSL (4500h): Get Scan Line

4500h					GSL	(Get S	Scan L	ine)					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			4500h	Х	N[15]	N[14]	N[13]	N[12]	N[11]	N[10]	N[9]	N[8]	0x
GSL	R	45h	4501h	Х	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]	N[0]	xx
Description	numl first s	ber of so scan line	returns the can lines on the is define the mode,	n a displa d as the f	ay devid irst line	ce is de of V-S	efined a Sync ar	as VSY nd is de	'NC + ' enoted	VBP + as Lin	VACT e 0.		
Restriction	-												
Flow Chart		Du	wait 3us Wait 3us mmy Read 1st paramet N[15:8] 2nd paramet N[7:0]	er						Lege Comm Param Displa Actic Mod Seque trans	eter ay on e ntial)	



DSTBON (4F00h): Set Deep Standby Mode

4F00h		•				I(Deep	Standl	by Mod	le On)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DSTBON	W	4Fh	4F00h	Х	0	0	0	0	0	0	0	DSTB	00
Description	DSTI Note 1. T 2. If	B="1", e s: o exit D user w display-d	nd is use nter dee Deep Sta ants to e off mode e, and th	p standl ndby Mo enter DS first, an	oy mod ode, se TB mod d wait 2	e. t RESX de from 2 frame	I low pu Norma	ılse mo al Displ ore time	ay dire	ctly, it s mpletin	hall en	ter slee	p-in &
Restriction	-												
Default		:	Status Power C SW Res HW Res	et	ence		0	Default 00h 00h 00h	Value				
Flow chart		Para	TBON (4F	B=1						P	Legend Command aramete Display Action Mode equentiatransfer		



WRDISBV (5100h): Write Display Brightness

5100h		WRDISBV WRDISBV													
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
WRDISBV	W	51h	5100h	Х	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF		
Description	In pri			is that 0	Oh value		of light		htness a	and FFh	value n	neans th	е		
Restriction	The	display	supplier	cannot	use thi	s comn	nand fo	or tunin	g						
Default		-	Status Power SW Res	set	uence			Defaul FFh FFh FFh	t Value)					
Flow chart		Para	RDISBV (5	/[7:0]						P	Legend Parameter Display Action Mode Gequentitransfer	d			



RDDISBV (5200h): Read Display Brightness

5200h						RDE	DISBV						
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDISBV	R	52h	5200h	х	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF
Description		iple rel	ationship	the curren				st brigh	tness a	nd FFh	value m	neans th	е
Restriction	-									1			
		5	Status				D	efault '	Value	_			
				n Seque	nce			Fh					
Default		5	SW Res	et			F	Fh					
Derault		i	HW Res	et			F	Fh					
Flow Chart		Send	paramete BV[7:0]				Host Driver		P S	Legence Comman Paramete Display Action Mode	d er al		



WRCTRLD (5300h): Write Control Display

5300h						W	'RDISB'	V					
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRCTRLD	W	53h	5300h	Х	HBM	[1:0]	BCTRL	0	DD	0	0	0	20
Description	ВСТЕ	: High Br HBM[1 00 01 10 11 RL: Brigh BCTRI 0 1	No HI HI HI Intress cor O O s control Di	Mode corescription ormal memory BM low BM mider BM high escription FF, DBV N, DBV [ntrol n ode n /[7:0] = 7:0] are ming eff n effect is	00h. e active							
Restriction	The	display	supplier	cannot	use thi	s comr	mand fo	r tunin	g				
Default			Status Power SW Res		uence			Defaul 20h 20h 20h	t Value	•			
Flow chart			WRDISBV BCTRL,	DD		7					Lege Comm Param Disp Acti Mod Seque trans	neter lay on de	



RDCTRLD (5400h): Read Control Display

5400h						RDI	DISBV						
Inst/Para	R/W		dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCTRLD	R	54h	5400h	Х	0		BCTRL		DD	0	0	0	20
Description	BCTRL () DD: Bri	.: Brigh BCTRL)	tness cor Des OFF ON, s control	to "read" the strol cription T, DBV[7:0] with dimmic cription ming efferming efferm	0] = 00] are ac	h. ctive.	s of OLE	ED brigh	itness c	ontrol.			
Restriction	-												
Default		!	Status Power C SW Res		nce		20	efault Oh Oh Oh	Value				
Flow Chart		Se	nd parame	eter			Host Driver			Lege Comm Param Displ Action Mod Seque trans	eter ay on le ntial		



WRRADACL (5500h): Write RAD_ACL Control

5500h							WRF	ADA	CL				
Inst/Para	R/W		ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRACL	W	55h	5500h	Х	0	0	0	0	0	0	RAD_ACL1	RAD_ACL0	00
Description				D_ De RA RA	ent Lir script D_AC D_AC	nit)	ction (OFF. effect	Low Mid	nction			
Restriction	The	e displa	ay supp	lier can	not u	se this	com	mand	for tu	ning			
Default			Status Power SW Re	On Seeset	quen	ce			Defau 00h 00h 00h	ult Va	lue		
Flow chart		Paran	RRADAC)_ACL[1:(7					Pe Se	Legend ommand arameter Display Action Mode equential ransfer	



RDRADACL (5600h): Read RAD_ACL Control

5600h						RDR	ADACL	-					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDACL	R	56h	5600h	Х	0	0	0	0	0	0	RAD_ ACL1	RAD_ ACL0	00
Description	for AC			ed to "Re Current Li Descrip RAD_A RAD_A RAD_A	tion CL fund CL fund CL fund	ction O	FF. fect Lo	ow id	n speci	fic fund	etion		
Restriction	-												
Default		!	Status Power C SW Reso		nce		00	efault Oh Oh	Value				
Flow Chart		Sei	RADACL and parame AD_ACL[1:	ter			Host Driver			Lege Comm Param Displ Action Mod Seque trans	eter ay on le ntial		



WRCE (5800h): Write CE

VHCE (360011)														
5800h					WRCE	(Write	_Color_	Enl	han	cemen	t)			
Inst/Para	R/W		ress	D15-8	D7	D6	D5	D)4	D3	D2	D1	D0	HEX
WRCE	W	MIPI 58h	Other 5800h	x	CTE_ EN	CTE_ LEVEL 3	CTE_ LEVEL 2			CTE_ LEVEL 0	CTE_S LR_EN	-	-	48
		comm	and is u			•	eters for	CE	`		ance)			
	Bit			Des	cription	l			Val	lue				
	СТЕ	E_EN		Con	trast En	hanceme	ent Enab	le		: disable enable	;			
Description	СТЕ	_LEVE	EL[3:0]	Con	trast enl	nanceme	ent Level		4~6	6, low to	o high , N o high , N o high , A	Manual N	/lode1	
	СТЕ	E_SLR_	EN			hanceme adable E				: disable enable	;			
Restriction	-													
Flow Chart		Com Pars	mand imeter Display Ition Wode equential transfer											



RDCE (5900h): Read CE

5900h				RI	DCE (R	ead_C	olor_E	nhance	ement)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCE	R	59h	5900h	х	CTE_ EN	CTE_ LEVEL 3	CTE_ LEVEL 2	CTE_ LEVEL 1	CTE_ LEVEL 0	CTE_S LR_EN	-	-	48
	This c	ommano	d is usec	I to read	the pa	ramete	rs for C	E (colo	or enha	nce)			
		Bit			Descrip	otion			Val	ue			
		CTE_EN			Contras	t Enhan	cement	Enable	'0' : '1':	disable enable			
Description		CTE_LE\	VEL[3:0]		Contras	t enhan	cement	Level	Mod 4~6 Mod 8~1	6, low to de1 0 low to	high ,	Manual	
	CTE_LEVEL[3:0] Contrast enhancement Level Mode1 8~10 low to high, Auot Mode CTE_SLR_EN Contrast Enhancement Sun-light Eeadable Enable '0': disable; '1': enable												
Restriction	-												
Flow Chart	2	Actio Mo	eter play										



WRCE1 (5A00h): Write CE1

5A00h				,	WRCE1	(Set_C	Color_E	inhance	ement_	1)			
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRCE1	W	5Ah	5A00h	х	SKIN_ EN	Х	SKIN_ LEVEL [1]	SKIN_ LEVEL [0]	EN_ VIVID_ ENH	Х	CE_ LEVEL [1]	CE_ LEVEL [0]	11
	This	comm	and is u	sed to	set the	parame	eters for	CE (co	lor enha	ance)			
		Bit			Descript	tion			Value				
		SKIN_E	ΞN		Skin Col		е		'0' : di '1': en			V	
Description		SKIN_L	EVEL[1	:0]	Skin Col	or level			0~2, lo	ow to hi	gh		
Description		EN_VI\	/ID_ENH	,	Vivid Co	lor enab	le		'0' : di '1': en	sable; able			
	1	CE_LE	VEL[1:0]		Vivid Co	lor Leve	I		0~2, lo	ow to hi	gh		
Restriction	-												
Flow Chart		Com Pars L An Si	gend nmand Display Ction Mode equential transfer	>									



RDCE1 (5B00h): Read CE1

5B00h				F	RDCE1 (Read_	Color_l	Enhand	ement_	_1)			
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCE1	R	5Ah	5A00h	х	SKIN_ EN	Х	SKIN_ LEVEL [1]	SKIN_ LEVEL [0]	EN_ VIVID_ ENH	Х	CE_ LEVEL [1]	CE_ LEVEL [0]	11
	This	comm	and is u	sed to	read the	e paran	neters f	or CE (d	color en	hance)			
		Bit			Descript	tion			Value				
		SKIN_E	EN	,	Skin Col	or enabl	е		'0' : di '1': en	sable; able			
Description		SKIN_L	_EVEL[1	:0]	Skin Col	or level			0~2, l	ow to hig	gh		
Description		EN_VI\	/ID_ENH	,	Vivid Co	lor enab	le		'0' : di '1': en	sable; able			
		CE_LE	VEL[1:0]	,	Vivid Co	lor Leve	I		0~2, le	ow to hig	gh		
Restriction	-												
Flow Chart	2	Pars Ac So	gend nmand Display ction Mode equential transfer										



WRCE2 (5C00h): Write CE2

5C00h				,	WRCE2	(Set_0	Color_E	nhance	ement_	2)			
Inst/Para	R/W	Add	dress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRCE2	W	5Ch		х	SLR_EN	-	SLR_LE VEL[1]	SLR_LE VEL[0]	EN_ EDGE_ ENH	EN_ED GE_LEV EL[2]	EN_ED GE_LEV EL[1]	EN_ED GE_LEV EL[0]	14
			and is u	sed to		•	eters for	CE (co		,			1
	SI	it LR_EN				ption nt Reada cement				disable enable		V	
Description	SI	LR_LE	VEL[1:0]			nt Reada cement			0~2	, low to h	nigh		
	E	N_EDG	E_ENH		Edge e	nhance	ment en	able		disable enable			
	E	DGE_L	EVEL[2:0	0]	Edge e	nhance	ment Lev	vel	0~2	, low to h	nigh		
Restriction	-												
Flow Chart		Com Pars L An Si	gend nmand Display Ction Mode equential transfer										



RDCE2 (5D00h): Read CE2

5D00h				RE	CE2 (S	et_Col	or_Enl	nancen	nent_2)			
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCE2	R	5Dh	5D00h	Х	SLR_E N	-	SLR_LE VEL[1]	SLR_LE VEL[0]	EN_ EDGE_ ENH	EN_ED GE_LE VEL[2]	EN_ED GE_LE VEL[1]	EN_ED GE_LE VEL[0]	14
	This	comma	nd is use	ed to re	ad the p	arame	ters for	CE (co	lor enh	ance)			
	Bi	t)escripti	on			Value	е			
	SI	_R_EN											
Description	SI	SLR_LEVEL[1:0] Sunlight Readable Enhancement level EN_EDGE_ENH Edge enhancement enable 0 : disable 1 : enable											
	Enhancement level Enhancement level O : disable												
	EN_EDGE_ENH Edge enhancement enable 0 : disable 1 : enable												
		EN_EDGE_ENH Eage ennancement enable 1 : enable											
Restriction	-												
Flow Chart		Actio Mo	eter play										



WRTMR (6200h): Write CE3 (temper)

6200h			,		WR	TMR (W	rite_Te	mper_l	_evel)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRTMR	W	62h	6200h	х	TEMPER _EN	TEMPER _LEVEL [6]	TEMPER _LEVEL [5]	TEMPER _LEVEL [4]	TEMPER _LEVEL [3]	TEMPER _LEVEL [2]	TEMPER _LEVEL [1]	TEMPER _LEVEL [0]	00
			and is u	sed to		•	eters for	CE (co		,			1 .
	В	it			Descr	iption			Valu	_			
	ТІ	EMPER	R_EN		Tempe	erature e	nable			lisable enable			
Description	TI	EMPER	LEVEL	[6:0]	Tempe	erature S	et		0~6	4 setting			
Restriction	-												
nestriction													
Flow Chart	4	Com Pars L An Si	gend nmand Display Etion Mode equential transfer										



RDTMR (6300h): Read CE3 (temper)

6300h			` .		RDTMI	R (Read	d_Tem	per_Le	vel)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDTMR	R	63h	6300h	х	TEMPER _EN	TEMPER _LEVEL [6]	TEMPER _LEVEL [5]	TEMPER _LEVEL [4]			TEMPER _LEVEL [1]		00
			nd is use		ad the p		ers for	CE (co		,			1
	Bi	EMPER_	EN		Descripti Temperati		ole		0 : dis 1 : er	sable		V	
Description	TE	EMPER_	LEVEL[6	:0]	Temperati	ure Set			0~64	setting			
Doctriction													
Restriction													
Flow Chart	2	Actio Mo	eter play										



WRPA (6400h): Write CE4 (Paper)

6400h					W	RPA (W	rite_Pa	per_Le	vel)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRPA	W	64h	6400h	х	PAPER_ EN	PAPER_ LEVEL [6]	PAPER_ LEVEL [5]	PAPER_ LEVEL [4]	PAPER_ LEVEL [3]	PAPER_ LEVEL [2]	PAPER_ LEVEL [1]	PAPER_ LEVEL [0]	00
			and is u	sed to		•	eters for	CE (co		,			1 .
	В				Descr				Valu	lisable			
	P	APER_	EN		Paper	Mode er	nable			enable			
Description	P	APER_	LEVEL[6	:0]	Paper	Mode Se	et		0~6	4 setting			
Restriction	-												
Flow Chart		Con Part	gend nmand ameter Display ction Mode equential transfer										



RDPA (6500h): Read CE4 (Paper)

6500h		,			RDP	A (Rea	d_Pape	er_Lev	el)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDPA	R	65h	6500h	Х	PAPER_ EN	PAPER_ LEVEL [6]	PAPER_ LEVEL [5]	PAPER_ LEVEL [4]	PAPER_ LEVEL [3]	PAPER_ LEVEL [2]	PAPER_ LEVEL [1]	PAPER_ LEVEL [0]	00
		comma	nd is use				ters for	CE (co					1
	Bi P/	APER_EI	N		escripti aper Mo		ole		0 : dis 1 : er	sable		V	
Description	P	APER_LE	EVEL[6:0) P	aper Mo	de Set			0~64	setting			
							7				*		
Restriction	_												
Flow Chart	2	Actio Mo	eter play										



WRWB (6600h): Write CE5 (WB)

6600h					W	/RWB (Write_\	WB_Lev	vel)				
Inst/Para	R/W		dress	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRWB	W	MIPI 66h	Other 6600h	х	WB_ EN	WB_ LEVEL [6]	WB_ LEVEL [5]	WB_ LEVEL [4]	WB_ LEVEL [3]	WB_ LEVEL [2]	WB_ LEVEL [1]	WB_ LEVEL [0]	00
			and is u	sed to		parame		•	olor enh	ance)			
	Bi	it			Descr	iption			Valu				
	w	B_EN			White	Balance	enable			lisable enable			
Description	w	B_LEV	'EL[6:0]		White	Balance	Set		0~6	4 setting	ı		
Restriction	-												
Flow Chart	2	Com Pars L An Si	gend nmand Display etion Mode equential transfer										



RDWB (6700h) : Read CE5 (WB)

6700h					RD	NB (Re	ad_WE	3_Leve	l)				
Inst/Para	R/W	Add MIPI	ress Other	D15-	8 D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDWB	R	67h	6700h	х	WB_ EN	WB_ LEVEL [6]	WB_ LEVEL [5]	WB_ LEVEL [4]	WB_ LEVEL [3]	WB_ LEVEL [2]	WB_ LEVEL [1]	WB_ LEVEL [0]	00
			nd is use		ead the		ters for	CE (co		,			1
	Bi W	B_EN			Descript White Ba		able		0 : di: 1 : er	sable		Y	
Description	w	B_LEVE	L[6:0]		White Ba	lance Se	et		0~64	setting			
Restriction	-												
Flow Chart	2	Actio Mc	eter play					×					



WRCEMODE (6800h): Write CE6 (CE Mode)

6800h					WRO	CEMOD	E (Writ	e_CE_	_Mode)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRCEMODE	W	68h	6800h	х	-	-	-	-	-	CE_ MODE [2]	CE_ MODE [1]	CE_ MODE [0]	00
	This	comm	and is u	sed to	set the	parame	eters for	CE (c	olor enh	ance)			
	Bi	it			Descr	iption			Value				
Description	С	E_MOD	DE[2:0]		CE Ga	ımut Mod	de		1: decrea 2: decrea 4: decrea others: in	ıse gamı ıse gamı	ut Mode2 ut Mode3	2	
Restriction	-												
Flow Chart	4	Con Part	gend nmand Display Etion Mode equential transfer										



RDCEMODE (6900h): Read CE6 (CE Mode)

6900h					RDCE	MODE	(Read_	CE_M	ode)				
Inst/Para	R/W	Add MIPI	ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCEMODE	R	69h	6900h	х	-	-	1	-	-	CE_ MODE [2]	CE_ MODE [1]	CE_ MODE [0]	00
	This	comma	nd is use	ed to rea	ad the p	aramet	ers for	CE (co	olor enh	ance)			
	Bi	it		D	escripti	on			/alue		_		1.
Description		E_MODE	[2:0]		E Gamu			1	l: decrea 2: decrea 1: decrea others: ir	ase gam ase gam	ut Mode ut Mode	e2 e3	
Restriction													
Restriction													
Flow Chart		Actio Mo	eter play										



WRHDR (6A00h): Write HDR

6A00h							WRHD	R					
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRHDR	W	6Ah	6A00h	Х	HDR_E N			Н	DR_LEVEL	[6:0]			50
	This		and is u	sed to	set the	•	eters for	,	color enh	ance)			1
		DR_EN	l			ynamic	Range		0 : disable 1 : enable				
Description	н	DR_LE	VEL[6:0]		High D	ynamic	Range L	evel	0~64 sett	ing			
Restriction	-												
Flow Chart	4	Com Pars	gend nmand Display Ction Mode equential transfer										



RDCEMODE (6B00h): Read HDR

6B00h		<u></u>				RI	OHDR						
Inst/Para	R/W	Add MIPI	ress Other	D15-8		D6	D5	D4	D3	D2	D1	D0	HEX
RDHDR	R	6Bh	6B00h	х	HDR_E N			HDF	R_LEVEL	[6:0]			00
Description	Bi	commai t DR_EN DR_LEVI		D H e	ad the p Description ligh Dyna nable ligh Dyna	on amic Ra	nge	0: 1:	lor enh lue disable enable 64 settir				
Restriction	-												
Flow Chart		Actio Mo	eter play										



RDDDBS(A100h ~ A104h) : Read DDB Start

A1H					RD	DDBS(Read_I	DDB_S	tart)				
Inst/Para	R/W	Add MIPI	dress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDDBS	R	A1h	A100h A101h A102h A103h A104h	X X X X	SID[15] SID[7] MID[15] MID[7]	SID [6]	SID[13] SID [5] MID[13] MID[5]	SID [4]	SID[11] SID [3] MID[11] MID[3]	SID[10] SID [2] MID[10] MID[2]	SID[9] SID [1] MID[9] MID[1]	SID[8] SID [0] MID[8] MID[0]	00 00 00 00 FF
Description	1 st 2 nd 3 rd 4 th 5 th	parai parar parar	neter : S meter : S neter : M neter : M code (FF	Supplier Nodule I Nodule I	ID code D								
Restriction													
Default		SW	ver On S Reset Reset	Sequenc	е	Afte MTF MTF	ault Val er MTP P Value P Value P Value	_	00h, 00	MTP 0h, 00h, 0h, 00h, 0h, 00h,	00h, FI	-h	
Flow Chart			Dummy Send ID Send II	S (A1h) y Clock D1[15:8] D2[15:8]		S S	allel I/F DDDBS (DDBS	A1h) ead 7:0] 7:0]		lost iver	Pa Se	equential ransfer	>



RDDDBC(A800h ~ A804h): Read DDB Continue

A 8						Ī	RDDDB	C					
Inst/Para	R/W		lress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
			A800h	Х	SID[15]					SID[10]	SID[9]	SID[8]	00
			A801h	Х	SID[7]			SID [4]			SID [1]	SID [0]	00
RDDDBC	R	A8h	A802h	X						MID[10]		MID[8]	00
			A803h A804h	X	MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]	00 FF
Description	Note block 1. S 2. Fi	rmation mand. e: Para ek. e: For det max dead 02	n from t ameter (use exa ximum r xA1, ret	turns the he point OxFF is a seturn partiern 2 by urn 2 by	where an "Exit acket siz tes SID	RDDDE Code", ze=3 [7:0], S	SS comi this me	mand weans the	ras inter at there	rupted I	by an o	ther	DDB
Restriction	DDE	3 Cont	inue coi	t comma mmand (tinue cor	(RDDDI	BC) to c	lefine th	l be exe ne read	ecuted a location	it least on Other	once be wise, da	efore a I	Read I with
						Default	Value						
Default		Stat	us			After M		Before N	ИΤР				
Boldan		Pov	ver On S	Sequenc		MTP Va	alue (00h, FF			
			Reset			MTP Va				00h, FF			
		HW	Reset			MTP Va	alue (00h, 00h	n, 00h, (00h, FF	h		
Flow Chart			RDDDB D1[7 D2[7	S Data 7:0], 7:0],						Para Di Ad	gend nmand ameter splay ction lode uential		



RDFCS(AA00h): Read First Checksum

AA00H							RDFCS	3					
Inst/Para	R/W		ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDFCS	R	AAh	AA00h	х	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00
Description	Set"	area ı	egister	turns the s (not inc o those i	clude "N	/lanufac	ture Co	mmand	d Set") a	and the	frame n		
Restriction				ry to wai s before						access	on "Use	er Comn	nand
Default		Status Power S/W F H/W F	r On Se Reset	quence		(Default ' OOh OOh OOh	Value					
Flow Chart			RDFCS Send Pari	ameter	7					Para Dis Ac M Sequ	gend mmand meter splay etion ode uential nsfer		



RDCCS(AF00h): Read Continue Checksum

AF00H							RDCC	3					
Inst/Para	R/W		ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCCS	R	AFh	AF00h	Х	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	00
Description	afte	r the fi ne mer	rst chec	turns the ksum ha er the w	as calcu	ılated fr	om "Us	er Com	mand S	et" area	a registe	ers and	the
Restriction				y to wai s before									and
Default		Status Power S/W F H/W F	r On Se Reset	quence				Defa 00h 00h 00h	ult Valu	ıe			
Flow Chart			Send P	arameter S[7:0]	7					Pa I	egend ommand urameter Display Action Mode equential ransfer	>	



RDCTRLD1 (DA00h): Read Control ID1

DA00H						R	DCTRL	D1					
Inst/Para	R/W		ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCTRLD1	R	DAh	DA00h	х				ID)1				00
Description	This	read	byte ide	ntifies M	lodule's	manuf	acture I	D					
Restriction	-	-											
Default		Status Default Value After MTP Before MTP Power On Sequence MTP Value 00h SW Reset MTP Value 00h HW Reset MTP Value 00h											
Flow Chart		S F	RDID1	ameter	7				<	Com Para Dis Ac Mc	mand meter play tion ode uential asfer		



RDCTRLD2 (DB00h): Read Control ID2

DB00h		RDCTRLD1											
Inst/Para	R/W		ress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCTRLD2	R		DB00h	х				IC)2				00
Description	This	read	byte ide	entifies M	lodule /	driver	ersion/	ID					•
Restriction	-	-											
Default			Status Power SW Re HW Re	On Seq	uence			After MTP MTP	ult Value MTP Value Value Value		h	P	
Flow Chart				2 (DBh) arameter LD2[7:0]	7					Pal Pal See	egend mmand rameter Display Action Mode quential ansfer		



RDCTRLD3 (DC00h): Read Control ID3

DC00h						R	DCTRL	D1					
Inst/Para	R/W		Iress Other	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDCTRLD3	R	DCh	DC00h	х				IC)3				00
Description	This	read	byte ide	entifies M	lodule /	driver I	D						
Restriction	-	-											
Default			Status Power SW Re HW Re	On Seq	uence			After MTP MTP	ult Value MTP Value Value Value		h	P	
Flow Chart			RDID3	ameter	7					Para Di Ad	gend nmand ameter splay ction lode uential unsfer		




(FE00h) WRMAUCCTR : Write CMD Page Switch

FE00H		WR MAUCCTR (Manufacture Command Set Control)												
In always in a		Add	dress					Param	eter					
Instruction	R/W	MIPI	Others	D15-D8	D 7	D6	D5	D4	D3	D2	D1	D0	HEX	
CMD Mode Switch	W/R	FEh	FE00h	00h	0	0	0	0	CM	CMD_PG_SEL[3:0] 0				
	Com	mand	s sets.	sed to sw	itch the	Manu	facture	Comn	nand P	ages a	nd Use	er		
	С	CMD_PG_SEL [3:0] Hex Value Description 0000 00h (default) User Command Set (UCS = CMD1)												
Description		0000 Uun (derault) User Command Set (UCS = CMD1) 0001 01h Manufacture Command Set Page0 (CMD2 P0) 0010 02h Manufacture Command Set Page1 (CMD2 P1)												
		001 010 010	00	04	3h 4h 5h	Ma	nufactu	ire Com	mand S	Set Page Set Page Set Page	3 (CM	D2 P3)		
Restriction	-	0101 05h Manufacture Command Set Page4 (CMD2 P4)												
Default		Status Default Value FEh / FE00h Power On Sequence 00h S/W Reset 00h H/W Reset 00h												
Flow Chart		Con Para	gend nmand Display Ction Mode equential transfer											



(FF00h) RDMAUCCTR: Read CMD Page

FF00H			RD	MAUCC	TR (M	anufa	cture C	omma	nd Set	Contr	ol)		
Instruction	D/M	Add	dress					Param	eter				
mstruction	R/W	MIPI	Others	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RD CMD Status	R	FFh	FF00h	00h	0	0	0	0	CM	ID_PG	_SEL[3	3:0]	00
		This command is used to switch the Manufacture Command Pages and User Commands sets.											
	CN	CMD_PG_SEL[3:0] Hex Value Description											
			000	00h	(defaul	t)			nmand				
Description			001		01h				omman				
·			110	02h					omman				
	-		011 00		03h 04h				omman omman			CMD2 F	
	-		01		05h				omman				
				l e									
Restriction	-												
						—							
				Ctatu	_			Defa	ult Valu	ıe			
				Statu	S		FFh / FF00h						
Default			Pov	wer On Se	equenc	e			00h				
		S/W Reset 00h				00h							
				H/W Re	set			•	00h		_		





7. Electrical Characteristics

7.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When RM67295 is used out of the absolute maximum ratings, the RM67295 may be permanently damaged. To use the RM67295 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the RM67295 will malfunction and cause poor reliability.

item	Symbol	Value	Unit
Power supply voltage	VDDI	-0.3 ~ 5.5	V
Power supply voltage	VDDA, VDDB, VDDR, VDDAM VCC	-0.3 ~ 5.5	V
0 1 1 (1.00)	AVDD-AVSS	-0.3 ~ 6.6	V
Supply voltage (MV)	AVEE-AVSS	-0.3 ~ -6.6	V
Supply voltage (HV)	VGHR - VGLR	-0.3 ~ 33	V
Input voltage	VIN	-0.3 ~ VDDI+ 0.3	V
Output voltage	VO	-0.3 ~ VDDI+ 0.3	V
Operating temperature	Topr	-40 ~ 85	°C
Storage temperature	Tstg	-55 ~ 125	°C

Notes:

If one of the above items exceeds its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation. Therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.

7.2 ESD Protection Level

Model	Test Condition	Level
Human Body Mode	$R = 1.5 \text{ K}\Omega / C = 100 \text{ pF}$	Pass ±2KV
Machine Mode	R = 0 ohm / C = 200 pF	Pass ±200V

7.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200mA.



7.4 DC Characteristics 7.4.1 Basic Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Related Pins
Analog Power Supply Voltage	VDD	Operation Voltage	2.5	3.3	3.6	V	Note 1
Analog Power Supply Voltage	VCC	Operating Voltage	1.65	1.8	3.6	V	Note 1
I/O pin Power Supply Voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1
Logic High level input voltage	VIH	VDDI = 1.65V ~ 3.3V	0.8* VDDI	-	VDDI	V	Note 2
Logic Low level input voltage	VIL	VDDI = 1.65V ~ 3.3V	0.0	-	0.2* VDDI	V	Note 2
Logic High level Output voltage	VOH	lout = -1 mA	0.8* VDDI	-	VDDI	V	Note 2
Logic Low level Output voltage	VOL	lout = +1 mA	0.0	-	0.2* VDDI	V	Note 2
Logic High level input current (Except MIPI)	IIHD	Vin=0~VDDI			1	uA	Note 2
Logic Low level input current (Except MIPI)	IILD	Vin=0~VDDI	-1			uA	Note 2
Logic High level input current (MIPI)	IIHD	Vin=0~VDDAM			1	uA	Note 2
Logic Low level input current (MIPI)	IILD	Vin=0~VDDAM	-1			uA	Note 2
AVDD booster voltage	AVDD		4.5		6.5	V	Note 2
AVEE booster voltage	AVEE		-6.5		-4.5	V	Note 2
VCL booster voltage	VCL		-VDDB		-1.5	V	Note 2
VGH booster voltage	VGH		AVDD +VDD		3xAVDD	V	Note 2
VGL booster voltage	VGL		AVEE -AVDD		2AVEE -AVDD -VDD	V	Note 2
Voltage difference between VGHR and VGLR	VGHL	VGHR-VGLR			25	V	Note 2
Carrage vafarance valle va	VGMP		2.0		AVDD-0.5	V	Note 2,3
Gamma reference voltage	VGSP		0.0		3.3	V	Note 2,3
OSC	Fosc		23	25	27	MHz	
Channel deviation voltage	V _{DEV}			5	10	mV	

Notes:


- 1. VDDI=1.65 to 3.3V, VDD=2.5 to 4.8V, VSSI=VSS=DVSS=0V, VDD means VDDA, VDDR, VDDB. And VSS means VSSA, VSSR, VSSB, AVSS, and VSSAM. VDDB, VDDA and VDDR should be the same input voltage level and larger than VDDI voltage.
- 2. TA = -30 to 85 $^{\circ}$ C
- 3. AVDD- 0.3 V >= VGMP > VGSP



7.4.2 MIPI Characteristics

High-Speed Receiver Specification

DC Specifications



High Speed Receiver

Parameter	Description	Min	Nom	Max	Units	Note
VCMRX(DC)	Common-mode voltage HS receive mode	70		330	mV	1,2
VIDTH	Differential input high threshold			70	mV	
VIDTL	Differential input low threshold	-70			mV	
VIHHS	Single-ended input high voltage			460	mV	1
VILHS	Single-ended input low voltage	-40			mV	1
ZID	Differential input impedance	80	100	125	Ω	


Notes:

- 1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
- 2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz



Forward high speed transmissions

DDR Clock Definition



Clock Parameter	Symbol	Min	Тур	Max	Units	Notes
UI instantaneous	UI _{INST}	1.00		12.5	ne	1,3
Of mstantaneous	OTINST	1.12		12.5		2,3

Notes:

- 1. This value corresponds to a maximum of 1Gbps and a minimum of 80 Mbps data rate for HS Video mode.
- 2. This value corresponds to a maximum of 900Mbps and a minimum of 80Mbps data rate for HS CMD mode
- 3. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

Data-Clock Timing Specifications


Parameter	Symbol	Min	Тур	Max	Units	Notes
Data to Clock Skew [measured at transmitter]	T _{SKEW[TX]}	-0.15		0.15	UI _{INST}	1
Data to Clock Setup Time [receiver]	T _{SETUP[RX]}	0.15			UI _{INST}	2
Clock to Data Hold Time [receiver]	T _{HOLD[RX]}	0.15			UI _{INST}	2

Notes:

- 1. Total silicon and package delay budget of 0.3*UI_{INST}
- 2. Total setup and hold window for receiver of 0.3*UIINST. This value may change according to DSI transfer rate.



Data to Clock Timing Definitions






Low power transceiver specifications

Parameters	Symbol	Condition	Min	Тур	Max	Unit
Logic high level input voltage	VIHCD	Contention Detection (Lane_D0)	450		1350	mV
Logic low level input voltage	VILCD	Contention Detection (Lane_D0)	0		200	mV
Logic high level input voltage	VIH-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1)	880	-	1350	mV
Logic low level input voltage	VIL-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1	0		550	mV
Logic low level input voltage	VIL-ULPS	LP-Rx ULPS (Lane_CK, Lane_D0, Lane_D1)	0		300	mV
Logic high level input voltage	VOH-LPTX	Contention Detection (Lane_D0)	1.1	1.2	1.3	V
Logic low level input voltage	VOL-LPTX	Contention Detection (Lane_D0)	-50	0	50	mV
eSPIKE ^(1.2.3)	Fig. 2	Input pulse rejection			300	V.ps

Notes:


Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 State. An impulse less than this will not change the receiver state.

In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers. Input Glitch Rejection of Low Power Receivers as follow.





7.5 AC Characteristics



Signal	Symbol	Parameter	MIN	MAX	Unit	Description	
	T _{SCYC}	Clock cycle (Write)	100		ns		
	T _{SCYC}	Clock cycle (Read)	300		ns		
	T _{SCH}	Clock "H" pulse width (Write)	40		ns		
SCL	T _{SCH}	Clock "H" pulse width (Read)	140		ns		
SCL	T _{SCL}	Clock "L" pulse width (Write)	40		ns	-	
	T _{SCL}	Clock "L" pulse width (Read)	140		ns		
	T_{SCr}	Clock rise time		5	ns		
	T _{SCf}	Clock fall time		5	ns		
nCS	T _{CSU}	Chip select setup time	20		ns		
1103	T _{CH}	Chip select hold time	50		ns	_	
SDI	T_{SISU}	Data input setup time	20		ns		
	T _{SIH}	Data input hold time	20		ns	-	
SDO	T _{SOD}	Data output setup time		120	ns		
300	T _{SOH}	Data output hold time	5		ns	-	


Note: Logic high and low levels are specified as 20% and 80% of IOVCC for Input signals.

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VDD=2.5V to 3.6V, GND=0V




7.5.2 DSI Timing Characteristics

HS Data Transmission Burst




HS clock transmission






Timing Parameters:

Parameter	Description	Min	Тур	Max	Unit
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of	60ns + 52*UI	71		ns
	$T_{\text{HS-TRAIL}}$ to the beginning of $T_{\text{CLK-TRAIL}}$.				
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
T _{HS-EXIT}	Time that the transmitter drives LP-11 following a HS burst.	300			ns
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{IL,MAX} .	Time for Dn to reach V _{TERM-EN}		38	ns
T _{CLK-PREPARE}	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
T _{CLK-PRE}	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI
T _{CLK-PREPARE} + T _{CLK-ZERO}	T _{CLK-PREPARE} + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
T _{D-TERM-EN}	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{IL,MAX} .	Time for Dn to reach V _{TERM-EN}		35 ns +4*UI	
T _{HS-PREPARE}	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns + 4*UI		85 ns + 6*UI	ns
T _{HS-PREPARE} + T _{HS-ZERO}	T _{HS-PREPARE} + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145ns + 10*UI			ns
T _{HS-TRAIL}	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	60ns + 4*UI			ns



Bus turnaround (BAT) from MPU to display module timing



Bus turnaround (BAT) from display module to MPU timing



Low Power Mode:


Parameter	Description	Min	Тур	Max	Unit	Notes
$T_{LPX(M)}$	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns	1,2
T _{TA-SURE(M)}	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(M)}		2*T _{LPX(M)}	ns	2
$T_{LPX(D)}$	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns	1,2
$T_{TA\text{-}GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		5*T _{LPX(D)}		ns	2
$T_{TA-GO(D)}$	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		4*T _{LPX(D)}		ns	2
T _{TA-SURE(D)}	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(D)}		2*T _{LPX(D)}	ns	2

NOTE

- 1. T_{LPX} is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.
- 2. Transmitter-specific paramete



7.5.3 Reset Timing



Reset input timing:

IOVCC=1.65 to 3.6V, VDD=2.5 to 3.6V, AGND=DGND=0V, Ta=-40 to 85° C

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	μS
t _{REST}	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-		-	120	When reset applied during Sleep out mode	ms


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:




Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8. Power Generation

8.1 DC/DC Converter Circuit

BSTM = 111





8.3 External Component

No.	Signal Name	Values	Max Ability	Note
1	VDDA, VDDB, VDDR, VCC	Cap, 4.7uF	6.3V	Analog power input
2	VDDI	Cap, 2.2uF	6.3V	I/O & Digital power input
3	DVDD	Cap, 2.2uF	6.3V	Regulator output
4	MVDDA	Cap, 1uF	6.3V	Regulator output
6	VREFN5	Cap, 2.2uF	6.3V	Regulator output (*Note 1)
7	VGHR	Cap, 2.2uF	16V	Regulator output
8	VGLR	Cap, 2.2uF	16V	Regulator output
9	AVDD	Cap, 4.7uF	10V	AVDD
10	AVEE	Cap, 4.7uF	10V	AVEE
11	C21P/C21N	Cap, 1uF	16V	
12	C22P/C22N	Cap, 1uF	16V	VGH Pump
13	VGH	Cap, 2.2uF	25V	
14	C23P/C23N	Cap, 1uF	16V	
15	C24P/C24N	Cap, 1uF	16V	VGL Pump
16	VGL	Cap, 2.2uF	25V	
17	C41P/C41N	Cap, 1uF	6.3V	VCI Bures
18	VCL	Cap, 2.2uF	6.3V	-VCL Pump
19	C51P/C51N	Cap, 1uF	10V	AVEE Pump
20	VGL-GND	Schottky Diode		Prevent from Latch-Up (*Note 2)
21	VGMP	Cap, 1uF	6.3V	Regulator output
22	VGSP	Cap, 1uF	6.3V	Regulator output


Note:

1. The Schottky diode can be removed if the Latch-Up doesn't occur without it. Before testing, it is suggested to keep it.




9. Power Sequence

9.1 Power On Sequence





9.2 Power Off Sequence





9.3 Power Level Modes

Normal display mode on = NORON Partial mode on = PTLON Idle mode off = IDMOFF Idle mode on = IDMON Sleep out = SLPOUT Sleep in = SLPIN Deep standby mode = DSTBON

Definition example:

Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 16.7M colors.

2. Partial Mode On, Idle Mode Off, Sleep Out

In this mode, part of the display is used with maximum 16.7M colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply. Contents of the frame memory can be safe or random.

6. Deep Standby Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface and registers are not working. Content of the frame memory is random.

7. Power Off Mode

In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE:

Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.



10. Chip Information

- ◆ Chip Thickness= 200um
- ♦ Au Bump:
 - 1. ILB Size= 40um x 130um, Pitch= 58um
 - 2. OLB Size= 15.5um x 100um, Pitch= 32um (every 3 bumps)
 - 3. Bump Height= 12±2um (Typ.)